Exploitation of optical interconnects in future server architectures

被引:849
作者
Benner, AF
Ignatowski, M
Kash, JA
Kuchta, DM
Ritter, MB
机构
[1] IBM Syst & Technol Grp, Poughkeepsie, NY 12601 USA
[2] Thomas J Watson Res Ctr, IBM Res Div, Yorktown Hts, NY 10598 USA
关键词
D O I
10.1147/rd.494.0755
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Optical fiber links have become ubiquitous for links at the metropolitan and wide area distance scales, and have become common alternatives to electrical links in local area networks and cluster networks. As optical technology improves and link frequencies continue to increase, optical links will be increasingly considered for shorter, higher-bandwidth links such as I/O, memory, and system bus links. For these links closer to processors, issues such as packaging, power dissipation, and components cost assume increasing importance along with link bandwidth and link distance. Also, as optical links move steadily closer to the processors, we may see significant differences in how servers, particularly high-end servers, are designed and packaged to exploit the unique characteristics of optical interconnects. This paper reviews the various levels of a server interconnect hierarchy and the current status of optical interconnect technology for these different levels. The potential impacts of optical interconnect technology on future server designs are also reviewed.
引用
收藏
页码:755 / 775
页数:21
相关论文
共 19 条
[1]  
[Anonymous], IEEE INT SOL STAT CI
[2]   Low-cost multimode WDM for local area networks up to 10 Gb/s [J].
Aronson, LB ;
Lemoff, BE ;
Buckman, LA ;
Dolfi, DW .
IEEE PHOTONICS TECHNOLOGY LETTERS, 1998, 10 (10) :1489-1491
[3]  
*ASS PACK CHAPT SE, 2003, INT TECHN ROADM SEM
[4]  
DANGEL R, 2004, P IEEE LEOS SUMM TOP, P29
[5]  
*DARPA EPIC, PROGR SOL
[6]  
Doany F., 2004, DIG LEOS SUMM TOP M, P31
[7]  
DOLFI DW, 2003, 53 EL COMP TECHN C
[8]  
IGA H, 2002, VERTICALCAVITY SURFA
[9]  
*INF TRAD ASS, INF ARCH SPEC, V2
[10]   Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection [J].
Knickerbocker, JU ;
Andry, PS ;
Buchwalter, LP ;
Deutsch, A ;
Horton, RR ;
Jenkins, KA ;
Kwark, YH ;
McVicker, G ;
Patel, CS ;
Polastre, RJ ;
Schuster, C ;
Sharma, A ;
Sri-Jayantha, SM ;
Surovic, CW ;
Tsang, CK ;
Webb, BC ;
Wright, SL ;
McKnight, SR ;
Sprogis, EJ ;
Dang, B .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2005, 49 (4-5) :725-753