Experimental study of the spatially-modulated light detector

被引:8
作者
Coppée, D [1 ]
Pan, W [1 ]
Stiens, J [1 ]
Vounckx, R [1 ]
Kuijk, M [1 ]
机构
[1] Univ Brussels, VUB, IMEC, Div Elect,Lab Micro & Optoelect, B-1050 Brussels, Belgium
关键词
CMOS integrated circuits; photodetectors;
D O I
10.1016/S0038-1101(98)00274-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Usually, integrated detectors in CMOS exhibit long recovery times, limiting the detector bandwidth to only a few MHz. This is due to the long absorption length and the slow diffusion speed of photo-generated carriers. Different approaches have been proposed to serve these problems hereby taxing the compatibility with standard CMOS fabrication processing. We present a novel detector for high-speed light detection in standard CMOS. To solve the problem of slow CMOS-detector recovery, the incident light is spatially modulated and the spatially modulated component of the photo-generated carrier distribution is measured. Though only a single light input signal is required, from the detector on, analog signal processing can be achieved fully differentially. Subsequently, expected good PSRR (Power supply rejection ratio) allows integration with digital circuits. Avoiding hybridization eliminates the conventional problems caused by bonding-pad capacitance, bonding-wire inductance. This reduces the associated signal degradation. In addition, the very low detector capacitance, due to the low effectively used detector area and the low area capacitance of the n-well junction, yields high voltage readout of the detector. This facilitates further amplification and conversion to digital signal levers. The detector will be applicable in arrays due to expected low cross talk. The expected fields of operation involve: serial and parallel optical communication receivers (e.g. for WDM), DVD-reading heads with integrated amplifier, etc. First measurements show 200 Mbit/s operation with a detector-responsivity of 0.05 A/W at lambda = 860 nm and 0.132 A/W at lambda = 635 nm. The detector has inherently a low capacitance, in this case only 50 fF (for an effective detector area of 70 x 70 mu m(2)). (C) 1999 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:609 / 613
页数:5
相关论文
共 4 条
[1]  
COPPEE D, 1997, P IEEE LEOS S BEN EN, V1, P25
[2]  
COPPEE D, 1998, OPT FIB C 1998, V2, P315
[3]   A silicon-based integrated NMOS-p-i-n photoreceiver [J].
Garrett, LD ;
Qi, J ;
Schow, CL ;
Campbell, JC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (03) :411-416
[4]   A VLSI-compatible high-speed silicon photodetector for optical data link applications [J].
Ghioni, M ;
Zappa, F ;
Kesan, BP ;
Warnock, J .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (07) :1054-1060