Operation of a DSTATCOM in voltage control mode

被引:94
作者
Mishra, MK [1 ]
Ghosh, A [1 ]
Joshi, A [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Kanpur 208016, Uttar Pradesh, India
关键词
deadbeat control and neutral clamped inverter; distribution static compensator (DSTATCOM); voltage regulation;
D O I
10.1109/TPWRD.2002.807746
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents the operating principles of a distribution static compensator (DSTATCOM) that is used to maintain the voltage of a distribution bus. A three-phase, four-wire distribution system is assumed in this study. A three-phase bridge inverter circuit that is supplied by two neutral-clamped do storage capacitors realizes the DSTATCOM. Three filter capacitors, one for each phase, are connected in parallel with the DSTATCOM to eliminate high-frequency switching components. The voltage across the filter capacitor is controlled by a dead-beat controller to maintain the ac bus voltage. The magnitude of the bus voltage is chosen as nominal value, i.e., 1.0 p.u., while its phase angle is obtained through a feedback loop that maintains the voltage across the do storage capacitors. Through detailed simulation and experimental results, it has been shown that the DSTATCOM can maintain the voltage against any unbalance and distortion in either the load or supply side.
引用
收藏
页码:258 / 264
页数:7
相关论文
共 9 条
[1]   INSTANTANEOUS REACTIVE POWER COMPENSATORS COMPRISING SWITCHING DEVICES WITHOUT ENERGY-STORAGE COMPONENTS [J].
AKAGI, H ;
KANAZAWA, Y ;
NABAE, A .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1984, 20 (03) :625-630
[2]   A new approach to load balancing and power factor correction in power distribution system [J].
Ghosh, A ;
Joshi, A .
IEEE TRANSACTIONS ON POWER DELIVERY, 2000, 15 (01) :417-422
[3]  
GHOSH A, 2001, P IEEE PES WINT M CO
[4]   RIPPLE-FREE TRACKING PROBLEM [J].
JETTO, L .
INTERNATIONAL JOURNAL OF CONTROL, 1989, 50 (01) :349-359
[5]  
JETTO L, 1990, P I EL ENG D, V137, P323
[6]  
KUCERA V, 1980, INT J CONTROL, V32, P107, DOI 10.1080/00207178008922847
[7]  
Mishra M. K., 2000, IEEE PES WINT M 2000
[8]  
Peng FZ, 1996, IEEE T INSTRUM MEAS, V45, P293, DOI 10.1109/19.481350
[9]   SIMULTANEOUS DEADBEAT TRACKING CONTROLLER SYNTHESIS [J].
WANG, SS ;
CHEN, BS .
INTERNATIONAL JOURNAL OF CONTROL, 1986, 44 (06) :1579-1586