Comparing three heuristic search methods for functional partitioning in hardware-software codesign

被引:84
作者
Wiangtong, T
Cheung, PYK
Luk, W
机构
[1] Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, London SW7 2AZ, England
[2] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2AZ, England
关键词
functional partitioning; genetic algorithm; hardware-software codesign; heuristic search algorithms; simulated annealing; tabu search;
D O I
10.1023/A:1016567828852
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper compares three heuristic search algorithms: genetic algorithm (GA), simulated annealing (SA) and tabu search (TS), for hardware-software partitioning. The algorithms operate on functional blocks for designs represented as directed acyclic graphs, with the objective of minimising processing time under various hardware area constraints. The comparison involves a model for calculating processing time based on a non-increasing first-fit algorithm to schedule tasks, given that shared resource conflicts do not occur. The results show that TS is superior to SA and GA in terms of both search time and quality of solutions. In addition, we have implemented an intensification strategy in TS called penalty reward, which can further improve the quality of results.
引用
收藏
页码:425 / 449
页数:25
相关论文
共 30 条
[1]  
ALANDER JT, 1992, COMPUTER SYSTEMS AND SOFTWARE ENGINEERING, P65, DOI 10.1109/CMPEUR.1992.218485
[2]  
[Anonymous], 1994, SPECIFICATION DESIGN
[3]  
[Anonymous], 1994, Journal of Computer Simulation
[4]   Architecture synthesis and partitioning of real-time systems: A comparison of three heuristic search strategies [J].
Axelsson, J .
PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, :161-165
[5]   Partitioning and pipelining for performance-constrained hardware/software systems [J].
Bakshi, S ;
Gajski, DD .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (04) :419-432
[6]  
Bianco L, 1998, HARDW SOFTW CODES, P85, DOI 10.1109/HSC.1998.666242
[7]   A tool for partitioning and pipelined scheduling of hardware-software systems [J].
Chatha, KS ;
Vemuri, R .
11TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS - PROCEEDINGS, 1998, :145-151
[8]   An iterative algorithm for partitioning and scheduling of area constrained HW-SW systems [J].
Chatha, KS ;
Vemuri, R .
TENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS, 1999, :134-139
[9]   An iterative algorithm for hardware-software partitioning, hardware design space exploration and scheduling [J].
Chatha, KS ;
Vemuri, R .
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2000, 5 (3-4) :281-293
[10]  
Chou P. H., 1995, Proceedings of the Eighth International Symposium on System Synthesis (IEEE Cat. No.95TH8050), P22, DOI 10.1109/ISSS.1995.520608