Coping with latency in SOC design

被引：72

作者：

Carloni, LP ^{[1
]}

Sangiovanni-Vincentelli, AL ^{[1
]}

机构：

[1] Univ Calif Berkeley, Berkeley, CA 94720 USA

来源：

IEEE MICRO | 2002年 / 22卷 / 05期

关键词：

D O I：

10.1109/MM.2002.1044297

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Latency-insensitive design is the foundation of a correct-by-construction methodology for soc design. This approach can handle latency's increasing impact on deep-submicron technologies and facilitate the reuse of intellectual-property cores for building complex systems on chips, reducing the number of costly iterations in the design process.

引用

页码：24 / 35

页数：12

共 21 条

[1] Agarwal V, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P248, DOI [10.1145/342001.339691, 10.1109/ISCA.2000.854395]
[2] 2001 Technology Roadmap for Semiconductors
Allan, A
Edenfeld, D
Joyner, WH
Kahng, AB
Rodgers, M
Zorian, Y
[J]. COMPUTER, 2002, 35 (01) : 42 - +
[3] [Anonymous], P INT C COMP AID DES
[4] BOHR MT, 1995, P IEEE INT EL DEV M, P241
[5] Performance analysis and optimization of latency insensitive systems
Carloni, LP
Sangiovanni-Vincentelli, AL
[J]. 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 361 - 367
[6] Theory of latency-insensitive design
Carloni, LP
McMillan, KL
Sangiovanni-Vincentelli, AL
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (09) : 1059 - 1076
[7] Chelcea T, 2001, DES AUT CON, P21, DOI 10.1109/DAC.2001.935470
[8] CLARK WA, 1972, 6 ANN IEEE COMP SOC, P309
[9] VLSI architecture: Past, present, and future
Dally, WJ
Lacy, S
[J]. 20TH ANNIVERSARY CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1999, : 232 - 241
[10] Interconnect limits on gigascale integration (GSI) in the 21st century
Davis, JA
Venkatesan, R
Kaloyeros, A
Beylansky, M
Souri, SJ
Banerjee, K
Saraswat, KC
Rahman, A
Reif, R
Meindl, JD
[J]. PROCEEDINGS OF THE IEEE, 2001, 89 (03) : 305 - 324

← 1 2 3 →