Will physical scalability sabotage performance gains?

被引:102
作者
Matzke, D
机构
[1] Digital Signal Processing Group, Texas Instruments
[2] University of Wisconsin, Madison, WI
[3] IEEE, ACM
[4] Texas Instruments, MS 8635, Dallas, TX 75266-0199
关键词
D O I
10.1109/2.612245
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Although reduced feature size is good news in some respects, other factors will soon influence how we wring performance from tighter integration. Wire scaling and its interaction with faster clocks will restrict the performance increases we've come to expect.
引用
收藏
页码:37 / &
页数:4
相关论文
共 5 条
[1]  
Bohr MT, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P241, DOI 10.1109/IEDM.1995.499187
[2]   A UNIVERSAL PARALLEL COMPUTER ARCHITECTURE [J].
DALLY, WJ .
NEW GENERATION COMPUTING, 1993, 11 (3-4) :227-249
[3]  
HILLIS WD, 1982, INT J THEOR PHYS, V21, P255, DOI 10.1007/BF01857728
[4]  
LEMONDS C, 1996, P VLSI SIGN PROC WOR, P481
[5]  
PREPARATA F, CS9320 BROWN U