An efficient wet-cleaning of SiGe virtual substrates and of thick, pure Ge layers on Si(001) after a chemical mechanical planarization step

被引:17
作者
Abbadie, A.
Hartmann, J. M.
Di Nardo, C.
Billon, T.
Campidelli, Y.
Besson, P.
机构
[1] CEA, DRT, LETI, D2NT, F-38054 Grenoble 9, France
[2] CEA, DPTS, GRE, F-38054 Grenoble 9, France
[3] ST Microelect, F-38921 Crolles, France
关键词
SiGe virtual substrates and thick Ge epilayers on Si(001); chemical mechanical polishing; wet cleaning; particular and metallic surface contamination;
D O I
10.1016/j.mee.2006.02.018
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The aim of this study is to propose an efficient wet cleaning of the surfaces of the SiGe virtual substrates just after a chemical mechanical polishing step. We have first of all studied the chemical compatibility of miscellaneous solutions, such as the standard cleaning I (SC1), the Standard Cleaning 2 (SC2), the CARO one etc with SiGe. A definite, logarithmic-like increase of the etch rate with the Ge content has been obtained for the SC1, the SC2 and the CARO solutions (with values 1000-10,000 those of Si evidenced for pure Ge), making them unsuitable for Ge contents above 30%. We have thus investigated the efficiency of new cleaning sequences (named "DDC-SiGe" for SiGe and "HF/O-3" for pure Ge) that call upon diluted HF and ozone solutions spiked with HCl, on SiGe and pure Ge. The overall material consumption of those cleaning sequences, which increases from 10 A for pure Si up to 130 A for pure Ge, is quite low. The particle removal efficiency of such cleanings is around 99% for Si0.8Ge0.2 and SiMGe0.3. It drops down to 83% for Si0.5Ge0.5 and to 65% for pure Ge. This is most probably due to pre-existing epitaxy defects which are revealed during the wet cleaning then wrongly assimilated to particles by our surface inspection tool. The metallic contaminants present on the surface after the use of our wet cleaning sequences have a surface density lower than 10(10) atoms cm(-2), this whatever the Ge content of the underlying layer. (c) 2006 Elsevier B.V. All rights reserved.
引用
收藏
页码:1986 / 1993
页数:8
相关论文
共 33 条
[1]  
ABBADIE A, UNPUB
[2]   MEASUREMENT OF PARTICLE DEPOSITION VELOCITY TOWARD A HORIZONTAL SEMICONDUCTOR WAFER BY USING A WAFER SURFACE SCANNER [J].
BAE, GN ;
LEE, CS ;
PARK, SO .
AEROSOL SCIENCE AND TECHNOLOGY, 1994, 21 (01) :72-82
[3]  
BAI WP, 2003, S VLSI TECHN, P121
[4]  
Chui CO, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P437, DOI 10.1109/IEDM.2002.1175872
[5]   Ge-on-Si approaches to the detection of near-infrared light [J].
Colace, L ;
Masini, G ;
Assanto, G .
IEEE JOURNAL OF QUANTUM ELECTRONICS, 1999, 35 (12) :1843-1852
[6]   Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates [J].
Currie, MT ;
Leitz, CW ;
Langdo, TA ;
Taraschi, G ;
Fitzgerald, EA ;
Antoniadis, DA .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2001, 19 (06) :2268-2279
[7]   Fabrication of ultra-thin strained silicon on insulator [J].
Drake, TS ;
Ní Chléirigh, C ;
Lee, ML ;
Pitera, AJ ;
Fitzgerald, EA ;
Antoniadis, DA ;
Anjum, DH ;
Li, J ;
Hull, R ;
Klymko, N ;
Hoyt, JL .
JOURNAL OF ELECTRONIC MATERIALS, 2003, 32 (09) :972-975
[8]   Effect of rapid thermal annealing on strain in ultrathin strained silicon on insulator layers [J].
Drake, TS ;
Chléirigh, CN ;
Lee, ML ;
Pitera, AJ ;
Fitzgerald, EA ;
Antoniadis, DA ;
Anjum, DH ;
Li, J ;
Hull, R ;
Klymko, N ;
Hoyt, JL .
APPLIED PHYSICS LETTERS, 2003, 83 (05) :875-877
[9]   Engineering strained silicon on insulator wafers with the Smart Cut™ technology [J].
Ghyselen, B ;
Hartmann, JM ;
Ernst, T ;
Aulnette, C ;
Osternaud, B ;
Bogumilowicz, Y ;
Abbadie, A ;
Besson, P ;
Rayssac, O ;
Tiberj, A ;
Daval, N ;
Cayrefourq, I ;
Fournel, F ;
Moriceau, H ;
Di Nardo, C ;
Andrieu, F ;
Paillard, V ;
Cabié, M ;
Vincent, L ;
Snoeck, E ;
Cristiano, F ;
Rocher, A ;
Ponchet, A ;
Claverie, A ;
Boucaud, P ;
Semeria, MN ;
Bensahel, D ;
Kernevez, B ;
Mazure, C .
SOLID-STATE ELECTRONICS, 2004, 48 (08) :1285-1296
[10]  
Huang C. H., 2003, S VLSI, P119