A 125MHz burst mode 0.18μm 128Mbit 2 bits per cell Flash memory

被引:4
作者
Castro, HA [1 ]
Augustine, K [1 ]
Balasubrahmanyam, S [1 ]
Bressie, TJ [1 ]
Chandramouli, S [1 ]
Christensen, GV [1 ]
Dayley, MG [1 ]
Elmhurst, DR [1 ]
Fan, K [1 ]
Goldman, M [1 ]
Haid, C [1 ]
Haque, R [1 ]
Ishae, MI [1 ]
Khandaker, MM [1 ]
Kreifels, JA [1 ]
Li, B [1 ]
Loe, KD [1 ]
Ly, TH [1 ]
Marvin, FC [1 ]
Melcher, RL [1 ]
Monasa, SP [1 ]
Nambiar, RR [1 ]
Ngo, QH [1 ]
Padilla, R [1 ]
Pathak, BM [1 ]
Rahman, A [1 ]
Rajagopal, R [1 ]
Ramamurthi, K [1 ]
Saini, SS [1 ]
Sayed, AT [1 ]
Sharif, I [1 ]
Srinivasan, B [1 ]
Szwarc, M [1 ]
Vadlamudi, G [1 ]
Viajedor, V [1 ]
Zeng, RW [1 ]
机构
[1] Intel Corp, Folsom, CA 95630 USA
来源
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2002年
关键词
D O I
10.1109/VLSIC.2002.1015111
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We describe the design of a high performance 2 bits per cell Flash memory device capable of 8ns synchronous access rate capable of operation at up to 125MHz in burst mode and asynchronous page mode access rate of 14ns. The device is fabricated on Intel's 0.18mum ETOX(TM) VII Process technology.
引用
收藏
页码:304 / 307
页数:4
相关论文
共 3 条
[1]  
BAUER M, 1995, SOL STAT CIRC C 1995, P132
[2]  
Fazio A., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P267, DOI 10.1109/IEDM.1999.823894
[3]  
PATHAK B, 2001, ISSCC FEB