Placement for large-scale floating-gate field-programable analog arrays

被引：23

作者：

Baskaya, Faik ^{[1
]}

Reddy, Sasank

Lim, Sung Kyu

Anderson, David V.

机构：

[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

[2] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2006年 / 14卷 / 08期

基金：

美国国家科学基金会;

关键词：

analog circuit; field-programmable analog arrays (FPAAs); placement;

D O I：

10.1109/TVLSI.2006.878477

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Modern advances in reconfigurable analog technologies are allowing field-programmable analog arrays (FPAAs) to dramatically grow in size, flexibility, and usefulness. Our goal in this paper is to develop the first placement algorithm for large-scale floating-gate-based FPAAs with a focus on the minimization of the parasitic effects on interconnects under various device-related constraints. Our FPAA clustering algorithm first groups analog components into a set of clusters so that the total number of routing switches used is minimized and all IO paths are balanced in terms of routing switches used. Our FPAA placement algorithm then maps each cluster to a computational analog block (CAB) of the target FPAA while focusing on routing switch usage and balance again. Experimental results demonstrate the effectiveness of our approach.

引用

页码：906 / 910

页数：5

共 11 条

[1]

Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213

[2] METHOD FOR DETERMINATION OF TRANSFER-FUNCTION OF ELECTRONIC CIRCUITS [J].

COCHRUN, BL ;

GRABEL, A .

IEEE TRANSACTIONS ON CIRCUIT THEORY, 1973, CT20 (01) :16-20

[3] FLOWMAP - AN OPTIMAL TECHNOLOGY MAPPING ALGORITHM FOR DELAY OPTIMIZATION IN LOOKUP-TABLE BASED FPGA DESIGNS [J].

CONG, J ;

DING, YH .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (01) :1-12

[4]

Ganesan S, 2001, DES AUT CON, P133, DOI 10.1109/DAC.2001.935491

[5]

GRAY JD, 2005, P IEEE INT S CIRC SY, P23

[6]

HALL T, 2004, P PAR DISTR PROC S, P26

[7]

Hasler P., 1995, Advances in Neural Information Processing Systems 7, P817

[8]

Karypis G, 1997, DES AUT CON, P526, DOI 10.1145/266021.266273

[9] ALGORITHM FOR VECTOR QUANTIZER DESIGN [J].

LINDE, Y ;

BUZO, A ;

GRAY, RM .

IEEE TRANSACTIONS ON COMMUNICATIONS, 1980, 28 (01) :84-95

[10]

PEDRAM M, 1994, IEEE T COMPUT AID D, P1266

← 1 2 →