Three-level inverter scheme with common mode voltage elimination and DC link capacitor voltage balancing for an open-end winding induction motor drive

被引:82
作者
Kanchan, R. S. [1 ]
Tekwani, P. N.
Gopakumar, K.
机构
[1] Indian Inst Sci, Ctr Elect Design & Technol, Bangalore 560012, Karnataka, India
[2] Nirma Inst Technol, Ahmedabad 382481, Gujarat, India
关键词
capacitor voltage balancing; common mode voltage elimination; multilevel inverters;
D O I
10.1109/TPEL.2006.882940
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A dc link capacitor voltage balancing scheme along with common mode voltage elimination is proposed for an induction motor drive, with open-end winding structure. The motor is fed from both the ends with three-level inverters generating a five level output voltage space phasor structure. If switching combinations, with zero common mode voltage in the pole voltage, are used, then the resultant voltage space vector combinations are equivalent to that of a three-level inverter. The proposed inverter vector locations exhibit greater multiplicity in the inverter switching combinations which is suitably exploited to arrive at a capacitor voltage balancing scheme. This allows the use of a single dc link power supply for the combined inverter structure. The simultaneous task of common mode voltage elimination with dc link capacitor voltage balancing, using only the switching state redundancies, is experimentally verified on a 1.5-kW induction motor drive.
引用
收藏
页码:1676 / 1683
页数:8
相关论文
共 12 条
[1]   Five-level inverter voltage-space phasor generation for an open-end winding induction motor drive [J].
Baiju, MR ;
Gopakumar, K ;
Mohapatra, KK ;
Somasekhar, VT ;
Umanand, L .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2003, 150 (05) :531-538
[2]   A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters [J].
Celanovic, N ;
Boroyevich, D .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (02) :242-249
[3]   Space vector PWM signal generation for multilevel inverters using only sampled amplitudes of reference phase voltages [J].
Kanchan, RS ;
Baiju, MR ;
Mohapatra, KK ;
Ouseph, PP ;
Gopakumar, K .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2005, 152 (02) :297-309
[4]   Three-level inverter configuration with common-mode voltage elimination for induction motor drive [J].
Kanchan, RS ;
Tekwani, PN ;
Baiju, MR ;
Gopakumar, K ;
Pittet, A .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2005, 152 (02) :261-270
[5]  
Klabunde MC., 1996, IEEE Trans Power Electron, V11, P57
[6]   A novel PWM scheme for a three-level voltage source inverter with GTO thyristors [J].
Lee, YH ;
Suh, BS ;
Hyun, DS .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1996, 32 (02) :260-268
[7]  
Liu H. L., 1991, Proceedings IECON '91. 1991 International Conference on Industrial Electrlnics, Control and Instrumentation (Cat. No.91CH2976-9), P197, DOI 10.1109/IECON.1991.239306
[8]   A NEW NEUTRAL-POINT-CLAMPED PWM INVERTER [J].
NABAE, A ;
TAKAHASHI, I ;
AKAGI, H .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1981, 17 (05) :518-523
[9]  
NEWTON A, 1997, P IEEE IAS C NEW ORL, P1336
[10]  
OGASAWARA S, 1993, P IEEE IND APPL SOC, P965