A virtual prototyping test bed for electronics assembly

被引：9

作者：

Cecil, J ^{[1
]}

Kanchanapiboon, A ^{[1
]}

Kanda, P ^{[1
]}

Muthaiyan, A ^{[1
]}

机构：

[1] New Mexico State Univ, Dept Ind Engn, VEEL, Las Cruces, NM 88003 USA

来源：

TWENTY SEVENTH ANNUAL IEEE/CPMT/SEMI INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM | 2002年

关键词：

D O I：

10.1109/IEMT.2002.1032738

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

This paper discusses PANDYA, which is a virtual prototyping test bed for electronics assembly. With the help of virtual reality based environments, product and process design issues can be studied. PANDYA facilitates identification of problems by enabling ideas to be proposed, studied, modified and validated. Such an approach reduces the overall product development time, reduces overall cost and improves communication among product development team members.

引用

页码：130 / 135

页数：6

共 15 条

[1]

ANGSTER SR, 1996, THESIS WASHINGTON ST

[2] FACILITIES LAYOUT DESIGN OPTIMIZATION WITH SINGLE-LOOP MATERIAL FLOW PATH CONFIGURATION [J].

BANERJEE, P ;

ZHOU, Y .

INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 1995, 33 (01) :183-203

[3]

BANERJEE P, 1999, NIST ASME INT VR S N

[4]

BARRUS JW, 1993, THESIS MIT TECHNOLOG

[5]

CECIL J, 2000, VIRTUAL ENTERPRISE E

[6]

CECIL J, 2001, VEEL PROJECT REPORT

[7]

CECIL J, 2000, VSAT PROJECT REPORT

[8]

CHUTER C, P S VIRT REAL MAN RE

[9]

DEITZ D, 1998, MECH ENG MAY, P66

[10]

*FIPS, 1993, DRAFT FED INF PROC S

← 1 2 →