Digital median filters

被引:23
作者
Breveglieri, L
Piuri, V
机构
[1] Politecn Milan, Dept Elect & Informat, I-20133 Milan, Italy
[2] Univ Milan, Dept Informat Technol, I-26013 Crema, CR, Italy
来源
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2002年 / 31卷 / 03期
关键词
median filter; VLSI; dedicated architecture; rank ordering filter;
D O I
10.1023/A:1015487418553
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Several DSP algorithms need to remove high-frequency or impulsive noise while preserving edges, e.g., in speech and image processing applications: median filtering has been proved to be more effective for achieving this goal than other filtering techniques. Efficient architectural implementation for real-time applications involves a careful VLSI design, which takes into account modularity, regularity, adaptability, scalability, throughput, circuit complexity and fault tolerance. Four new architectural approaches are presented and evaluated in this paper to deal with different application and implementation constraints. They are: the serial-input polarizing median filter, the floating median filter, the pipelined polarizing median filter and the pipelined sorting median filter. The 1st and the 2nd architectures are based on majority voting, while the 3rd and the 4th ones are based on sorting techniques. All of them are designed so as to exhibit high scalability and to be easily pipelined for higher working frequencies.
引用
收藏
页码:191 / 206
页数:16
相关论文
共 21 条
[1]  
ARCE GR, 1984, P 23 ANN ALL C COMM, P172
[2]   A FAST METHOD FOR REAL-TIME MEDIAN FILTERING [J].
ATAMAN, E ;
AATRE, VK ;
WONG, KM .
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1980, 28 (04) :415-421
[3]   A BIT-LEVEL SYSTOLIC ARRAY FOR MEDIAN FILTER [J].
CHANG, LW ;
LIN, JH .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1992, 40 (08) :2079-2083
[4]  
FISHER AL, 1982, J DIGITAL SYST, V4, P251
[5]   A THEORETICAL-ANALYSIS OF THE PROPERTIES OF MEDIAN FILTERS [J].
GALLAGHER, NC ;
WISE, GL .
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1981, 29 (06) :1136-1141
[6]  
HUANG TS, 1981, 2 DIMENSIONAL DIGITA, V2
[7]  
Hwang K., 1979, Computer Arithmetic-Principles, Architecture And Design
[8]  
*IEEE, 1992, P 1992 IEEE INT S CI
[9]  
*IEEE, 1992, P 1992 IEEE INT WORK
[10]  
KARAMAN M, 1988, VLSI SIGNAL PROCESSI, V3