Fast template placement for reconfigurable computing systems

被引：195

作者：

Bazargan, K ^{[1
]}

Kastner, R ^{[1
]}

Sarrafzadeh, M ^{[1
]}

机构：

[1] Northwestern Univ, Dept Elect & Comp Engn, Evanston, IL 60208 USA

来源：

IEEE DESIGN & TEST OF COMPUTERS | 2000年 / 17卷 / 01期

关键词：

D O I：

10.1109/54.825678

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This article presents fast online placement methods for dynamically reconfigurable systems, as well as off line 3D placement algorithms for statically reconfigurable architectures.

引用

页码：68 / 83

页数：16

共 26 条

[1]

Adario A. M. S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P623, DOI 10.1109/DAC.1999.782018

[2]

[Anonymous], INT S FIELD PROGR GA

[3] Nostradamus: A floorplanner of uncertain designs [J].

Bazargan, K ;

Kim, S ;

Sarrafzadeh, M .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (04) :389-397

[4] 3-D floorplanning: Simulated annealing and greedy placement methods for reconfigurable computing systems [J].

Bazargan, K ;

Kastner, R ;

Sarrafzadeh, M .

TENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS, 1999, :38-43

[5]

BAZARGAN K, 1999, P IEEE S FPGAS CUST, P300

[6] The Swappable Logic Unit: a paradigm for virtual hardware [J].

Brebner, G .

5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, :77-86

[7]

CALLAHAN TJ, 1998, INT ACM SIGDA S FIEL

[8] THE BOTTOM-LEFT BIN-PACKING HEURISTIC - AN EFFICIENT IMPLEMENTATION [J].

CHAZELLE, B .

IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (08) :697-707

[9]

CHO JD, DES AUT C, V537, P93

[10]

Coffman, 1996, APPROXIMATION ALGORI

← 1 2 3 →