A 6.5GHz CMOS FSK modulator for wireless sensor applications

被引:11
作者
Cho, S [1 ]
Chandrakasan, AP [1 ]
机构
[1] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
来源
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2002年
关键词
D O I
10.1109/VLSIC.2002.1015079
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 [计算机科学与技术];
摘要
A 6.5GHz FSK modulator suitable for low power wireless sensor network is presented. The modulator employs closed loop direct VCO modulation to achieve high data rate, variable loop bandwidth technique for fast start-up rates and for reduced power consumption in the divider with fine resolution in channel selection. The synthesizer, implemented in 0.25mum CMOS, achieves 20mus start-up time with an effective data rate of 2.5Mbps while consuming 22mW.
引用
收藏
页码:182 / 185
页数:4
相关论文
共 13 条
[1]
[Anonymous], 2000, DIGEST TECHNICAL PAP
[2]
Cho T., 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278), P228, DOI 10.1109/ISSCC.1999.759205
[3]
FILIOL N, 2001, IEEE INT SOL STAT CI, P202
[4]
GARDNER FM, 1979, PHASE LOCK TECHNIQUE
[5]
A 2.7V 2.5GHz bipolar chipset for digital wireless communication [J].
Heinen, S ;
Hadjizada, K ;
Matter, U ;
Geppert, W ;
Thomas, V ;
Weber, S ;
Beyer, S ;
Fenk, J ;
Matschke, E .
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 :306-307
[6]
MCMAHILL D, 2000, IEEE S VLSI CIRC DIG, P51
[7]
*NATL SEM CORP, LMX3162 SINGL CHIP R
[8]
A 27mW CMOS fractional-N synthesizer/modulator IC [J].
Perrott, MH ;
Tewksbury, TL ;
Sodini, CG .
1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 :366-367
[9]
A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver [J].
Rategh, HR ;
Samavati, H ;
Lee, TH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (05) :780-787
[10]
RAZAVI B, 1994, ISSCC DIG TECH PAP I, V37, P176, DOI 10.1109/ISSCC.1994.344680