Techniques and mechanisms for dynamic reconfiguration in an image processor

被引：1

作者：

Boschetti, MR ^{[1
]}

Adário, AMS ^{[1
]}

Silva, IS ^{[1
]}

Bampi, S ^{[1
]}

机构：

[1] Univ Fed Rio Grande do Sul, Inst Informat, BR-91501970 Porto Alegre, RS, Brazil

来源：

15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS | 2002年

关键词：

D O I：

10.1109/SBCCI.2002.1137655

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This work presents an overview of the methodology used to develop dynamic reconfiguration mechanisms for the image processor called DRIP. These techniques included in the design flow try to identify the most effective datapath and control architectures to overcome time-consuming reconfiguration delays and to provide a higher level of programmability to the reconfigurable system.

引用

页码：177 / 182

页数：6

共 10 条

[1]

ADARIO AMS, 1997, 10 BRAZ S INT CIRC D, P125

[2]

ADARIO AMS, 1999, 36 DES AUT C NEW ORL, P623

[3]

[Anonymous], SPLASH2 FPGAS CUSTOM

[4]

[Anonymous], 1973, ART COMPUTER PROGRAM

[5]

ELDREDGE JG, 1994, CUST INT CIRC C SAN, P77

[6]

FOUNTAIN T, 1987, PROCESSOR ARRAYS ARC

[7] BUILDING AND USING A HIGHLY PARALLEL PROGRAMMABLE LOGIC ARRAY [J].

GOKHALE, M ;

HOLMES, W ;

KOPSER, A ;

LUCAS, S ;

MINNICH, R ;

SWEELY, D ;

LOPRESTI, D .

COMPUTER, 1991, 24 (01) :81-89

[8]

MANGIONESMITH WH, 1997, COMPUTER MAGAZIN DEC, P38

[9] A NEW FILTER STRUCTURE FOR THE IMPLEMENTATION OF CERTAIN CLASSES OF IMAGE-PROCESSING OPERATIONS [J].

PITAS, I ;

VENETSANOPOULOS, AN .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (06) :636-647

[10]

Wirthlin MJ, 1995, P SOC PHOTO-OPT INS, V2607, P92, DOI 10.1117/12.221328

← 1 →