Interconnect thermal modeling for accurate simulation of circuit timing and reliability

被引:69
作者
Chen, DQ [1 ]
Li, EH
Rosenbaum, E
Kang, SM
机构
[1] Intel Corp, Technol CAD, Hillsboro, OR 97124 USA
[2] LSI Log Corp, Milpitas, CA 95035 USA
[3] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
关键词
interconnect; self-heating; thermal resistance;
D O I
10.1109/43.828548
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We apply three-dimensional finite element analysis to study the thermal coupling between nearby interconnects. We find that the temperature rise in current-carrying lines is significantly influenced by a dense array of lines in a nearby metal level. In contrast, thermal coupling between just two neighboring parallel lines is insignificant for most geometries. Design rules for average root-mean-square current density are provided for specific geometries given the requirement that the interconnect temperature be no more than 5 degrees C above the substrate temperature, Semi-empirical formulae for coupling effects are presented based on the numerical results. A procedure is proposed to implement the formulae in computer-aided design tools.
引用
收藏
页码:197 / 205
页数:9
相关论文
共 18 条
[1]  
Andrews RV., 1955, Chemical Engineering Progress, V51, P67
[2]  
[Anonymous], 1995, ANSYS US MAN
[3]  
[Anonymous], 1966, CONCISE ENCY HEAT TR
[4]   STATIC TEMPERATURE DISTRIBUTION IN IC CHIPS WITH ISOTHERMAL HEAT SOURCES [J].
BILOTTI, AA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1974, ED21 (03) :217-226
[5]   ELECTROMIGRATION FAILURE MODES IN ALUMINUM METALLIZATION FOR SEMICONDUCTOR DEVICES [J].
BLACK, JR .
PROCEEDINGS OF THE IEEE, 1969, 57 (09) :1587-&
[6]   THERMAL-CONDUCTIVITY MEASUREMENT FROM 30-K TO 750-K - THE 3-OMEGA METHOD [J].
CAHILL, DG .
REVIEW OF SCIENTIFIC INSTRUMENTS, 1990, 61 (02) :802-808
[7]  
CHAPMAN AJ, 1983, HEAT TRANSFER, P540
[8]  
Chen D., 1999, Proceedings. 1999 International Symposium on Physical Design, P172, DOI 10.1145/299996.300057
[9]   EFFECT OF MICROSCALE THERMAL CONDUCTION ON THE PACKING LIMIT OF SILICON-ON-INSULATOR ELECTRONIC DEVICES [J].
GOODSON, KE ;
FLIK, MI .
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (05) :715-722
[10]   Self-consistent solutions for allowed interconnect current density .2. Application to design guidelines [J].
Hunter, WR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (02) :310-316