Sigmoid generators for neural computing using piecewise approximations

被引:74
作者
Zhang, M
Vassiliadis, S
DelgadoFrias, JG
机构
[1] DELFT UNIV TECHNOL,DEPT ELECT ENGN,DELFT,NETHERLANDS
[2] SUNY BINGHAMTON,DEPT ELECT ENGN,BINGHAMTON,NY 13902
关键词
nonlinear function generators; sigmoid function; piecewise approximations; neural networks; hardware for twos complement notation; error analysis;
D O I
10.1109/12.537127
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A piecewise second order approximation scheme is proposed for computing the sigmoid function. The scheme provides high performance with low implementation cost; thus, it is suitable for hardwired cost effective neural emulators. It is shown that an implementation of the sigmoid generator outperforms, in both precision and speed, existing schemes using a bit serial pipelined implementation. The proposed generator requires one multiplication, no look-up table and no addition. It has been estimated that the sigmoid output is generated with a maximum computation delay of 21 bit serial machine cycles representing a speedup of 1.57 to 2.23 over other proposals.
引用
收藏
页码:1045 / 1049
页数:5
相关论文
共 7 条
[1]  
ALIPPI C, 1991, P IEEE INT S CIRC SY, P1505
[2]   FINITE PRECISION ERROR ANALYSIS OF NEURAL NETWORK HARDWARE IMPLEMENTATIONS [J].
HOLT, JL ;
HWANG, JN .
IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (03) :281-290
[3]  
KWAN HK, 1993, UNPUB DIGITAL IMPLEM
[4]  
MURTAGH P, 1992, IEE P E, V139
[5]   EFFICIENT IMPLEMENTATION OF PIECEWISE LINEAR ACTIVATION FUNCTION FOR DIGITAL VLSI NEURAL NETWORKS [J].
MYERS, DJ ;
HUTCHINSON, RA .
ELECTRONICS LETTERS, 1989, 25 (24) :1662-1663
[6]  
Rumelhart D. E., 1986, PARALLEL DISTRIBUTED, V1
[7]  
ZHANG M, 1994, 16834044199411 TR U