A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors

被引:291
作者
Craninckx, J
Steyaert, MSJ
机构
[1] Department Elektrotechniek, Afd. ESAT-MICAS, Katholieke Universiteit Leuven
[2] ESAT-MICAS Laboratories, Katholieke Universiteit Leuven
[3] Katholieke Universiteit Leuven, Heverlee
[4] Laboratory ESAT, Katholieke Universiteit Leuven
关键词
CMOS analog integrated circuit; integrated inductor phase noise; voltage-controlled oscillator;
D O I
10.1109/4.568844
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A completely integrated 1.8-GHz low-phase-noise voltage-controlled oscillates (VCO) has been realized in a standard silicon digital CMOS process, The design relies heavily on the integrated spiral inductors which have been realized with only two metal layers and without etching, The effects of high-frequency magnetic fields and losses in the heavily doped snbstrate have been simulated and modeled with finite-element analysis, The achieved phase noise is as low as -116 dBc/Hz at an offset frequency of 600 kHz, at a power consumption of only 6 mW, The VCO is tuned with standard available junction capacitances, resulting in a 258-MHz tuning range.
引用
收藏
页码:736 / 744
页数:9
相关论文
共 24 条
[1]  
ALI A, 1996, ISSCC, P390
[2]  
BASEDAU P, 1994, P 1994 EUR SOL STAT, P172
[3]   LARGE SUSPENDED INDUCTORS ON SILICON AND THEIR USE IN A 2-MU-M CMOS RF AMPLIFIER [J].
CHANG, JYC ;
ABIDI, AA ;
GAITAN, M .
IEEE ELECTRON DEVICE LETTERS, 1993, 14 (05) :246-248
[4]   A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-mu m CMOS [J].
Craninckx, J ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) :890-897
[5]   A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler [J].
Craninckx, J ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1474-1482
[6]   Low-noise voltage-controlled oscillators using enhanced LC-tanks [J].
Craninckx, J ;
Steyaert, M .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :794-804
[7]   A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology [J].
Crols, J ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1483-1492
[8]  
Egan W.F., 1981, FREQUENCY SYNTHESIS
[9]  
FREEMAN EM, 1993, IFOLYTICA
[10]  
GREENHOUSE HM, 1974, IEEE T PARTS HYBRIDS, V10, P1001