A rail-to-rail ping-pong op-amp

被引:30
作者
Opris, IE
Kovacs, GTA
机构
[1] Center for Integrated Systems, Stanford University, Stanford
关键词
D O I
10.1109/4.535417
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A rail-to-rail ping-pong op-amp achieves offset cancellation and 1/f noise reduction without folding of the input spectrum. The clocking scheme minimizes the clock feedthrough and the residual offset due to charge injection. With a clock frequency of 100 KHz, the residual offset is less than 100 mu V, and the input referred noise is about 225 nV/Hz(1/2). The rail-to-rail distortion at 1 kHz is lower than -71 dB. The total silicon area is 610 x 420 mu m(2), and the circuit dissipates 1.5 mW from a single 5 V supply.
引用
收藏
页码:1320 / 1324
页数:5
相关论文
共 3 条
[1]   ADAPTIVE BIASING CMOS AMPLIFIERS [J].
DEGRAUWE, MG ;
RIJMENANTS, J ;
VITTOZ, EA ;
DEMAN, HJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (03) :522-528
[2]   A CMOS CHOPPER AMPLIFIER [J].
ENZ, CC ;
VITTOZ, EA ;
KRUMMENACHER, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (03) :335-342
[3]   AN AUTOMATIC OFFSET COMPENSATION SCHEME WITH PING-PONG CONTROL FOR CMOS OPERATIONAL-AMPLIFIERS [J].
YU, CG ;
GEIGER, RL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (05) :601-610