Analog to digital conversion in physical measurements

被引:4
作者
Kapitaniak, T
Zyczkowski, K
Feudel, U
Grebogi, C
机构
[1] Univ Maryland, Inst Plasma Res, College Pk, MD 20742 USA
[2] Jagiellonian Univ, Inst Fizyki Smoluchowskiego, PL-30059 Krakow, Poland
[3] Univ Potsdam, Inst Phys, D-14415 Potsdam, Germany
[4] Lodz Tech Univ, Div Dynam, Katedra Dynamiki, PL-90924 Lodz, Poland
基金
美国国家科学基金会;
关键词
D O I
10.1016/S0960-0779(99)00003-X
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
There exist measuring devices where an analog input is converted into a digital output. Such converters can have a nonlinear internal dynamics. We show how measurements with such converting devices can be understood using concepts from symbolic dynamics. Our approach is based on a nonlinear one-to-one mapping between the analog input and the digital output of the device. We analyze the Bernoulli shift and the lent map which are realized in specific analog/digital (A/D) converters. Furthermore, we discuss the sources of errors that are inevitable in physical realizations of such systems and suggest methods for error reduction. (C) 2000 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1247 / 1251
页数:5
相关论文
共 12 条
[1]  
Bai-Lin H., 1989, ELEMENTARY SYMBOLIC
[2]   Dynamics of coding in communicating with chaos [J].
Bollt, E ;
Lai, YC .
PHYSICAL REVIEW E, 1998, 58 (02) :1724-1736
[3]  
BOLT E, 1997, PHYS REV LETT, V79, P3787
[4]  
CONROY CSG, THESIS U CALIFORNIA
[5]  
FIEDLER U, 1979, IEEE J SOLID STATE C, V14, P574
[6]  
Gulick D, 1992, ENCOUNTERS CHAOS
[7]   Calculating topological entropy for transient chaos with an application to communicating with chaos [J].
Jacobs, J ;
Ott, E ;
Hunt, BR .
PHYSICAL REVIEW E, 1998, 57 (06) :6577-6588
[8]   A NONLINEAR DYNAMICS INTERPRETATION OF ALGORITHMIC A/D CONVERSION [J].
KENNEDY, MP .
INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 1995, 5 (03) :891-893
[9]   A RATIO-INDEPENDENT ALGORITHMIC ANALOG-TO-DIGITAL CONVERSION TECHNIQUE [J].
LI, PW ;
CHIN, MJ ;
GRAY, PR ;
CASTELLO, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) :828-836
[10]   A PREPROCESSING ARCHITECTURE FOR RESOLUTION ENHANCEMENT IN HIGH-SPEED ANALOG-TO-DIGITAL CONVERTERS [J].
PACE, PE ;
RAMAMOORTHY, PA ;
STYER, D .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (06) :373-379