Bandwidth enhancement for transimpedance amplifiers

被引:140
作者
Analui, B [1 ]
Hajimiri, A [1 ]
机构
[1] CALTECH, Pasadena, CA 91125 USA
关键词
bandwidth enhancement; integrated circuits; low-pass filter; matching networks; passive networks; transimpedance amplifier (TIA); wide-band amplifiers;
D O I
10.1109/JSSC.2004.831783
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A technique for bandwidth enhancement of a given amplifier is presented. Adding several interstage passive matching networks enables the control of transfer function-and frequency response behavior. Parasitic capacitances of cascaded gain stages are isolated from each other and absorbed into passive networks. A simplified design procedure, using well-known low-pass filter component values, is introduced. To demonstrate the feasibility of the method, a CMOS transimpedance amplifier (TIA) is implemented in a 0.18-mum BiCMOS technology. It achieves 3 dB bandwidth of 9.2 GHz in the presence of a 0.5-pF photodiode capacitance. This corresponds to a bandwidth enhancement ratio of 2.4 over the amplifier without the additional passive networks. The trans-resistance gain is 54 dBOmega, while drawing 55 mA from a 2.5-V supply. The input sensitivity of the TIA is -18 dBm for a bit error rate of 10(-12).
引用
收藏
页码:1263 / 1270
页数:8
相关论文
共 29 条
[1]   GIGAHERTZ TRANSRESISTANCE AMPLIFIERS IN FINE LINE NMOS [J].
ABIDI, AA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) :986-994
[2]   A 0.5-8.5-GHz fully differential CMOS distributed amplifier [J].
Ahn, HT ;
Allstot, DJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) :985-993
[3]  
ANALUI B, 2002, P EUR SOL STAT CIRC, P303
[4]  
[Anonymous], 1950, J FRANKLIN I
[5]  
*ASITIC, SIM SPIR IND TRANSF
[6]  
Bode H, 1945, NETWORK ANAL FEEDBAC
[7]   Wide-bandwidth millimeter-wave bond-wire interconnects [J].
Budka, TP .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2001, 49 (04) :715-718
[8]  
Chen W.-K., 1976, THEORY DESIGN BROADB
[9]   Bandwidth enhancement of transimpedance amplifier by a capacitive-peaking design [J].
Chien, FT ;
Chan, YJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (08) :1167-1170
[10]  
Fano RM., 1950, J Franklin Inst, V249, P57, DOI DOI 10.1016/0016-0032(50)90006-8