20Gbit/s regenerative receiver IC using InP/InGaAs double-heterostructure bipolar transistors

被引:2
作者
Sano, E
Kurishima, K
Yamahata, S
机构
[1] NTT System Electronics Laboratories, Atsugi 243-01
关键词
optical receivers; integrated circuits; gallium indium arsenide; indium phosphide; heterojunction bipolar transistors; wavelength division multiplexing;
D O I
10.1049/el:19970101
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A regenerative receiver IC, constructed with a preamplifier. postamplifier automatic offset controller, PLL-based timing recovery circuit, and D-type flipflop, has been successfully fabricated. 20 Gbit/s error-free operation for an input dynamic range of 13 dB was achieved with a power dissipation of 0.6 W.
引用
收藏
页码:159 / 160
页数:2
相关论文
共 6 条
[1]  
CHAU HF, 1995, SEVENTH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, P640, DOI 10.1109/ICIPRM.1995.522225
[2]   3.5-Gb/sx4-Ch Si bipolar LSI's for optical interconnections [J].
Ishihara, N ;
Fujita, S ;
Togashi, M ;
Hino, S ;
Arai, Y ;
Tanaka, N ;
Kobayashi, Y ;
Akazawa, Y .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1493-1501
[3]   COMPACT 10-GBIT/S OPTICAL TRANSMITTER AND RECEIVER CIRCUIT PACKS [J].
KOBAYASHI, Y ;
AKATSU, Y ;
NAKAGAWA, K ;
KIKUCHI, H ;
IMAI, Y .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1995, 43 (08) :1916-1922
[4]  
NODA A, 1995, P 21 ECOC, P669
[5]  
Yamahata S, 1995, GAAS IC SYMPOSIUM TECHNICAL DIGEST 1995 - 17TH ANNUAL, P163, DOI 10.1109/GAAS.1995.528985
[6]  
YAMAHATA S, 1997, ULTRAFAST ELECT MAR