High-efficiency multiple-output DC-DC conversion for low-voltage systems

被引:115
作者
Dancy, AP [1 ]
Amirtharajah, R
Chandrakasan, AP
机构
[1] Sunqor, Hudson, MA 01749 USA
[2] High Speed Solut, Hudson, MA 01749 USA
[3] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
基金
美国国家科学基金会;
关键词
dc/dc conversion; low power;
D O I
10.1109/92.845892
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This versatile power converter controller provides dual outputs at a fixed switching frequency and can regulate either output voltage or target system delay (using an external L-C filter). In the voltage regulation mode, the output voltage is monitored with an analog-digital (A/D) converter, and the feedback compensation network is implemented digitally. The generation of the pulsewidth modulation (PWM) signal is done with a hybrid delay line/counter approach, which saves power and area relative to previous implementations. Power devices are included on chip to create the two independently regulated output PWM signals. The key features of this design are its low-power dissipation, reconfigurability, use of either delay or voltage feedback, and multiple outputs.
引用
收藏
页码:252 / 263
页数:12
相关论文
共 20 条
[1]  
CHANDRAKASAN A, 1995, LOW POWER DIGITAL CM
[2]   Energy minimization using multiple supply voltages [J].
Chang, JM ;
Pedram, M .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) :436-443
[3]   A 2-NS CYCLE, 3.8-NS ACCESS 512-KB CMOS ECL SRAM WITH A FULLY PIPELINED ARCHITECTURE [J].
CHAPPELL, TI ;
CHAPPELL, BA ;
SCHUSTER, SE ;
ALLAN, JW ;
KLEPNER, SP ;
JOSHI, RV ;
FRANCH, RL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) :1577-1585
[4]  
CHO TB, 1994 IEEE CICC
[5]  
Dancy AP, 1997, IEEE POWER ELECTRON, P21, DOI 10.1109/PESC.1997.616620
[6]  
DANCY AP, 1996, THESIS MIT CAMBRIDGE
[7]   An energy/security scalable encryption processor using an embedded variable voltage DC/DC converter [J].
Goodman, J ;
Dancy, AP ;
Chandrakasan, AP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (11) :1799-1809
[8]   Embedded power supply for low-power DSP [J].
Gutnik, V ;
Chandrakasan, AP .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (04) :425-435
[9]  
JOHNSON M, 1997, IEEE INT S CIRC SYST
[10]   Variable supply-voltage scheme for low-power high-speed CMOS digital design [J].
Kuroda, T ;
Suzuki, K ;
Mita, S ;
Fujita, T ;
Yamane, F ;
Sano, F ;
Chiba, A ;
Watanabe, Y ;
Matsuda, K ;
Maeda, T ;
Sakurai, T ;
Furuyama, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) :454-462