Formal models for embedded system design

被引:36
作者
Sgroi, M [1 ]
Lavagno, L
Sangiovanni-Vincentelli, A
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94709 USA
[2] Univ Udine, I-33100 Udine, Italy
来源
IEEE DESIGN & TEST OF COMPUTERS | 2000年 / 17卷 / 02期
关键词
D O I
10.1109/54.844330
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The authors give an overview of models of Computation for embedded system design and propose a new model that supports communication-based design.
引用
收藏
页码:14 / 27
页数:14
相关论文
共 11 条
[1]  
BALARIN F, 1997, HARDWARE SOFTWARE CO
[2]  
CHOU P, 1998, P DES AUT C JUN
[3]   Design of embedded systems: Formal models, validation, and synthesis [J].
Edwards, S ;
Lavagno, L ;
Lee, EA ;
SangiovanniVincentelli, A .
PROCEEDINGS OF THE IEEE, 1997, 85 (03) :366-390
[4]  
Halbwachs N., 1993, Synchronous Programming of Reactive Systems
[5]  
Kahn G., 1974, P IFIP C AUG
[6]  
Rowson JA, 1997, DES AUT CON, P178, DOI 10.1145/266021.266060
[7]  
SGROI M, 1999, P DES AUT C JUN
[8]  
SGROI M, 2000, P ICASSP JUN
[9]  
THIELE L, 1999, P INT C COMP AID DES, P558
[10]  
1999, BUSINESS WEEK 0308