Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms

被引:150
作者
Beig, Abdul Rahiman [1 ]
Narayanan, G.
Ranganathan, V. T.
机构
[1] Natl Inst Technol, Dept Elect & Elect Engn, Srinivasnagar 575025, Karnataka, India
[2] Indian Inst Sci, Dept Elect Engn, Bangalore 560012, Karnataka, India
关键词
harmonic distortion; induction motor drives; pulsewidth modulated inverters; pulsewidth modulation;
D O I
10.1109/TIE.2006.888801
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The objective of the present work is to improve the output waveform of three level inverters used in high-power applications, where the switching frequency is very low. This is achieved by maintaining the synchronization, half-wave symmetry, quarter-wave symmetry, and three-phase symmetry in the pulsewidth modulation (PWM) waveforms. The principles of achieving synchronization and symmetries in terms of space vectors for three level inverters are presented. A novel synchronized space vector pulsewidth modulation (SVPWM) algorithms is proposed and verified experimentally. The experimental waveforms of the inverter output voltage and motor no load current for different operating conditions of the drive are presented. The performance measure in terms of the weighted total harmonic distortion (THD) of the line voltage is computed for the linear modulation region of the drive for the proposed algorithm and compared with that of synchronized SVPWM and synchronized sine-triangle pulsewidth modulation (SPWM) technique. The comparative results show that consideration of synchronization and symmetry results in. improved THD. Another significant feature of the proposed algorithm is that the symmetry and synchronization leads to self-balancing of the direct current (de) bus capacitor voltages over every one third cycle of the fundamental.
引用
收藏
页码:486 / 494
页数:9
相关论文
共 20 条
[1]  
BEIG AR, 2004, THESIS INDIAN I SCI
[2]  
BOTAO M, IEEE IECON 2002 C, V1, P903
[3]   Optimal pulse-width modulation for three-level inverters [J].
Brückner, T ;
Holmes, DG .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (01) :82-89
[4]   A novel modulation for the comprehensive neutral-point balancing in the three-level NPC inverter with minimum output switching-frequency ripple [J].
Busquets-Monge, S ;
Somavilla, S ;
Bordonau, J ;
Boroyevich, D .
PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, :4226-4232
[5]  
Carrara G., 1992, IEEE Transactions on Power Electronics, V7, P497, DOI 10.1109/63.145137
[6]   A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters [J].
Celanovic, N ;
Boroyevich, D .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (02) :242-249
[7]  
CHEN S, 2002, P IEEE APPL POW EL C, V2, P1004
[8]  
GE Q, 2004, P INT POW EL MOT CON, V3, P1097
[9]   Multilevel converters - A new breed of power converters [J].
Lai, JS ;
Peng, FZ .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1996, 32 (03) :509-517
[10]  
LIU HL, P IEEE IECON 1991 C, V2, P197