A CMOS general-purpose sampled-data analog processing element

被引：17

作者：

Dudek, P ^{[1
]}

Hicks, PJ ^{[1
]}

机构：

[1] Univ Manchester, Inst Sci & Technol, Dept Elect & Elect Engn, Manchester M60 1QD, Lancs, England

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 2000年 / 47卷 / 05期

关键词：

programmable analog circuits; switched-current circuits; VLSI processor arrays;

D O I：

10.1109/82.842115

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This brief presents the architecture and implementation of an analog processor, which in a way akin to a digital microprocessor, embodies a physical model of the universal Taring machine. The analog microprocessor (A mu P) executes software programs, while nevertheless operating on analog sampled data values. This enables the design of mixed-mode systems which retain the speed/area/power advantages of the analog signal processing paradigm, while being fully programmable general-purpose systems. A proof-of-concept integrated circuit has been implemented in 0.8-mu m CMOS technology, using switched-current techniques. Experimental results from fabricated chips are presented and examples of the application of the A mu P's in image processing are given.

引用

页码：467 / 473

页数：7

共 30 条

[1]

[Anonymous], 1988, UNIVERSAL TURING MAC

[2]

BATCHER KE, 1980, IEEE T COMPUT, V29, P837

[3] DPAD2 - A Field Programmable Analog Array [J].

Bratt, A ;

Macbeth, I .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 17 (1-2) :67-89

[4] A 16 x 16 cellular neural network universal chip: The first complete single-chip dynamic computer array with distributed memory and with gray-scale input-output [J].

Cruz, JM ;

Chua, LO .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 15 (03) :227-237

[5] Design approaches to Field-Programmable Analog Integrated Circuits [J].

D'Mello, DR ;

Gulak, PG .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 17 (1-2) :7-34

[6]

Davies E., 1990, MACHINE VISION THEOR

[7] A 200-MHZ 64-B DUAL-ISSUE CMOS MICROPROCESSOR [J].

DOBBERPUHL, DW ;

WITEK, RT ;

ALLMON, R ;

ANGLIN, R ;

BERTUCCI, D ;

BRITTON, S ;

CHAO, L ;

CONRAD, RA ;

DEVER, DE ;

GIESEKE, B ;

HASSOUN, SMN ;

HOEPPNER, GW ;

KUCHLER, K ;

LADD, M ;

LEARY, BM ;

MADDEN, L ;

MCLELLAN, EJ ;

MEYER, DR ;

MONTANARO, J ;

PRIORE, DA ;

RAJAGOPALAN, V ;

SAMUDRALA, S ;

SANTHANAM, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (11) :1555-1567

[8]

Dudek Piotr, 1999, P C POSTGR RES EL PH, P359

[9]

DUFF MJB, 1986, CELLULAR LOGIC IMAGE

[10] DUMMY TRANSISTOR COMPENSATION OF ANALOG MOS SWITCHES [J].

EICHENBERGER, C ;

GUGGENBUHL, W .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (04) :1143-1146

← 1 2 3 →