High-performance flexible all-digital quadrature up and down converter chip

被引:3
作者
Pasko, R [1 ]
Rijnders, L [1 ]
Schaumont, P [1 ]
Vernalde, S [1 ]
Duracková, D [1 ]
机构
[1] IMEC VZW, Louvain, Belgium
来源
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2000年
关键词
D O I
10.1109/CICC.2000.852615
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, the design of an all-digital quadrature up and down converter with high accuracy and flexible IF settings is presented. The signal up/downconversion is achieved by interpolation/decimation combined with a programmable antialias filter preserving the selected frequency band during the sample rate conversion. This way a high-speed solution with low-power consumption is achieved. We used a novel technique to implement flexible IF settings. The resulting structure is capable of handling signals up to 160 MSPS and is suitable for coaxial access network modem applications.
引用
收藏
页码:43 / 46
页数:4
相关论文
共 5 条
[1]  
JOU S, 1998, IEEE T CIRCUITS SYST, V45
[2]  
SAMUELI H, 1989, IEEE T CIRCUITS SYST, V36
[3]  
SCHAUMONT P, 1998, LOW POWER DIGITAL FR, V18
[4]  
WONG BC, 1991, IEEE J SOLID STATE C, V26
[5]  
1999, HSP 50016 DIGITAL DA