Planarized multilevel interconnection using chemical mechanical polishing of selective CVD-Al via plugs

被引:11
作者
Amazawa, T [1 ]
Yamamoto, E [1 ]
Arita, Y [1 ]
机构
[1] NTT, Syst Elect Labs, Kanagawa 24301, Japan
关键词
aluminum integrated circuit conductors; aluminum materials/devices; CVD; electromigration; integrated circuit metallization; interconnections; CMP;
D O I
10.1109/16.662782
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A planarization process for selective CVD-AI via plugs using chemical mechanical polishing (CMP) is proposed and a four-level interconnection system with all stacked via plugs is demonstrated, A Cl-2/Ar post-cleaning treatment after Al plug CMP is shown to be the key process in obtaining excellent via chain characteristics with high yield and small resistance scattering, A sandwich of Ti/TiN/Ti barrier layers with a CVD-AI plug is proved to be one of the best via plug structures because of its low via resistance and high reliability, Quarter-micron 120-kG gate array LSI's have been successfully fabricated using a 1.3-mu m, equal pitch and four-level interconnection.
引用
收藏
页码:815 / 820
页数:6
相关论文
共 18 条
[1]  
Amazawa T., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P442, DOI 10.1109/IEDM.1988.32850
[2]  
Amazawa T., 1991, International Electron Devices Meeting 1991. Technical Digest (Cat. No.91CH3075-9), P265, DOI 10.1109/IEDM.1991.235452
[3]  
AMAZAWA T, 1986 INT C SOL STAT, P755
[4]  
BAI G, 1996, S VLSI TECHN, P48
[5]  
DIXIT GA, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P105, DOI 10.1109/IEDM.1994.383453
[6]  
Dixit GA, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P1001, DOI 10.1109/IEDM.1995.499385
[7]  
GRAAS CD, 1994, P 32 ANN IEEE REL PH, P173
[8]  
Kondoh E., 1993, International Electron Devices Meeting 1993. Technical Digest (Cat. No.93CH3361-3), P277, DOI 10.1109/IEDM.1993.347352
[9]  
LAI WYC, 1991, P 8 INT VMIC C, P89
[10]  
MASU K, 1996, S VLSI TECH, P44