The optimal bus voltage study for 12V two stage VR based on an accurate analytical loss model

被引:3
作者
Ren, YC [1 ]
Xu, M [1 ]
Lee, FC [1 ]
Xu, P [1 ]
机构
[1] Virginia Polytech Inst & State Univ, Ctr Power Elect Syst, Blacksburg, VA 24061 USA
来源
PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS | 2004年
关键词
D O I
10.1109/PESC.2004.1354764
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Today's single stage VR directly converter 12V input to around 1.3 V. The extremely small duty cycle dramatically impacts the performance and limits VIR's switching frequency. In this paper, two-stage approach(*) for 12V VIR [5] is briefly introduced first. Compared with the conventional single stage approach, the two-stage approach shows much better performance at high frequency application. But, how to choose the bus voltage is still not clear. In order to identify the optimal bus voltage of two-stage approach, an accurate analytical loss model is built, which considers the parasitic inductors and the non-linear capacitors of the devices and shows much better accuracy than conventional loss model. Based on this model, many factors, such as the switching frequency, the devices, output voltage and parasitic components are investigated. The conclusion is that 5 V is the optimal bus voltage for high frequency application. A prototype is built to verify the analysis results.
引用
收藏
页码:4319 / 4324
页数:6
相关论文
共 7 条
[1]  
DUNCAN A, 1989, POWER MOSFET THEORY
[2]  
Miftakhutdinov R, 2001, IEEE POWER ELECTRON, P1714, DOI 10.1109/PESC.2001.954366
[3]  
PANVO Y, 2000, IEEE APEC, P39
[4]  
REN YC, 2004, IEEE APEC
[5]  
SPAZIANI L, 1996, HFPC POW CONV P, P123
[6]  
Yao KW, 2003, APPL POWER ELECT CO, P114
[7]  
Zhou XW, 1998, APPL POWER ELECT CO, P145