Mixed-signal design of a fully parallel fuzzy processor

被引:6
作者
Baturone, I [1 ]
Barriga, A [1 ]
Sanchez-Solano, S [1 ]
Huertas, JL [1 ]
机构
[1] Inst Microelect Sevilla, IMSE CNM, Edificio CICA, Seville, Spain
关键词
D O I
10.1049/el:19980392
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The authors present a never architecture for implementing general-purpose fuzzy chips which allows fully-parallel rule processing employing a reduced number of mixed-signal computing blocks and minimum-sized digital memories. The resulting fuzzy processor can interact directly with continuous sensors and actuators and the subsequent digital processing system.
引用
收藏
页码:437 / 438
页数:2
相关论文
共 5 条
[1]  
Baturone I, 1997, PROCEEDINGS OF THE SIXTH IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, VOLS I - III, P875, DOI 10.1109/FUZZY.1997.622825
[2]   Implementation of CMOS fuzzy controllers as mixed-signal integrated circuits [J].
Baturone, I ;
SanchezSolano, S ;
Barriga, A ;
Huertas, JL .
IEEE TRANSACTIONS ON FUZZY SYSTEMS, 1997, 5 (01) :1-19
[3]  
CHIUEH TC, 1992, IEEE COMPUT, V24, P67
[4]  
MANARESI N, 1996, P ESSCIRC 96, P152
[5]  
SASAKI M, 1993, P 5 IFSA WORLD C SEO, P921