Selective solid-phase silicon epitaxy of p+ aluminum-doped contacts for nanoscale devices

被引:8
作者
Civale, Yann [1 ]
Nanver, Lis K. [1 ]
Schellevis, Hugo [1 ]
机构
[1] Delft Univ Technol, Delft Inst Microelect & Submicron Technol, Lab Elect Components Technol & Mat ECTM, Delft, Netherlands
关键词
Al-doping; elevated source/drain; low-ohmic contacts; low-temperature processing; metal-induced crystallization; p-n-p bipolar junction transistors; selective epitaxial growth; solid-phase epitaxy; ultrashallow junctions;
D O I
10.1109/TNANO.2007.891826
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A solid-phase epitaxy (SPE) process based on material inversion of an amorphous silicon (alpha-Si) on aluminum layer-stack is applied to form ultrashallow p-type junctions. In this paper, we demonstrate the controllability of the whole process when the junction area is reduced to the sub-100-nm range and the processing temperature is reduced to 400 degrees C. The SPE-Si to Si-substrate interface, analyzed locally by transmission electron microscopy and more systematically by the fabrication and electrical characterization of p(+) -n diodes, was found to be practically defect-free. Moreover, it is demonstrated by capacitance-voltage profiling that the Al-dopants do not diffuse into the bulk silicon for the used processing temperatures and the SPE p(+) -island to n-substrate transition is ideally abrupt. The I-V characteristics of the as-fabricated p(+) -n diodes are near ideal (n = 1.03) and low-ohmic contact resistance to p(-) and p(+) regions is reliably obtained.
引用
收藏
页码:196 / 200
页数:5
相关论文
共 13 条
[1]  
[Anonymous], 2004, INT TECHNOLOGY ROADM
[2]   Sub-500 °C solid-phase epitaxy of ultra-abrupt P+-silicon elevated contacts and diodes [J].
Civale, Y ;
Nanver, LK ;
Hadley, P ;
Goudena, EJG ;
Schellevis, H .
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (05) :341-343
[3]   Successful integration of an ultra low thermal budget process solution based on solid phase epitaxy for sub-50nm CMOS technologies [J].
El Farhane, R ;
Pouydebasque, A ;
Laviron, C ;
Morin, P ;
Arnaud, F ;
Stolk, P ;
Boeuf, F ;
Skotnicki, T ;
Bensahel, D ;
Halimaoui, A .
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, :133-136
[4]   Hole mobility in aluminium implanted silicon [J].
Galvagno, G ;
LaFerla, A ;
LaVia, F ;
Raineri, V ;
Gasparotto, A ;
Carnera, A ;
Rimini, E .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 1997, 12 (11) :1433-1437
[5]  
Goto K., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P931, DOI 10.1109/IEDM.1999.824302
[6]   Low resistance, low-leakage ultrashallow p+-junction formation using millisecond flash anneals [J].
Jain, SH ;
Griffin, PB ;
Plummer, JD ;
McCoy, S ;
Gelpey, J ;
Selinger, T ;
Downey, DF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (07) :1610-1615
[7]  
Liebscher C, 2003, ICCA CONG SER, P300
[8]   DIFFUSIVITY AND SOLUBILITY OF SI IN AL METALLIZATION OF INTEGRATED CIRCUITS [J].
MCCALDIN, JO ;
SANKUR, H .
APPLIED PHYSICS LETTERS, 1971, 19 (12) :524-&
[9]   Bipolar integrated Kelvin test structure for contact resistance measurement of self-aligned implantations [J].
Nanver, LK ;
Goudena, EJG ;
Slabbekoorn, J .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1996, 9 (03) :455-460
[10]  
Ortiz CJ, 2002, ICMTS 2002:PROCEEDINGS OF THE 2002 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, P83