Flash memory scaling

被引:44
作者
Fazio, A [1 ]
机构
[1] Intel Corp, Santa Clara, CA 95051 USA
关键词
flash memory; floating gates; nonvolatile memory; scaling;
D O I
10.1557/mrs2004.233
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In order to meet technology scaling in the field of solid-state memory and data storage, the mainstream transistor-based flash, technologies will start evolving to incorporate material and structural innovations. Dielectric scaling in nonvolatile memories is approaching the point where new approaches will be required to meet the scaling requirements while simultaneously meeting the reliability and performance requirements of future products. High-dielectric-constant materials are being explored as possible candidates to replace the traditional SiO2 and ONO (oxide/nitride/oxide) films Used today in memory cells. Likewise, planar-based memory cell scaling is approaching the point where scaling constraints force exploration of new materials and nonplanar, three-dimensional scaling alternatives. This article will review the current status and discuss the, approaches being explored to provide scaling solutions for future transistor floating-gate-based nonvolatile memory products. Based,on the introduction of material innovations, it is expected that the planar transistor-based flash memory cells can scale through at least the end of the decade (2010) using techniques that are available today or projected to be available in the near future. More complex, structural innovations will be required to achieve further scaling.
引用
收藏
页码:814 / 817
页数:4
相关论文
共 14 条
  • [1] BAUER M, 1995, ISSCC DIG TECH PAP I, V38, P132, DOI 10.1109/ISSCC.1995.535462
  • [2] Brown W. D., 1998, Nonvolatile Semiconductor Memory Technology
  • [3] Nanocrystal nonvolatile memory devices
    De Blauwe, J
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2002, 1 (01) : 72 - 77
  • [4] NROM: A novel localized trapping, 2-bit nonvolatile memory cell
    Eitan, B
    Pavan, P
    Bloom, I
    Aloni, E
    Frommer, A
    Finzi, D
    [J]. IEEE ELECTRON DEVICE LETTERS, 2000, 21 (11) : 543 - 545
  • [5] FAZIO A, 2002, INTEL TECHNOL J MAY
  • [6] Korotkov A., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P223, DOI 10.1109/IEDM.1999.823884
  • [7] KYNETT VN, 1988, IEEE INT SOL STAT CI, P132
  • [8] LEE CH, 2003, 2003 IEEE INT EL DEV
  • [9] FOWLER-NORDHEIM TUNNELING INTO THERMALLY GROWN SIO2
    LENZLINGER, M
    SNOW, EH
    [J]. JOURNAL OF APPLIED PHYSICS, 1969, 40 (01) : 278 - +
  • [10] Riding the crest of a new wave in memory
    Likharev, KK
    [J]. IEEE CIRCUITS & DEVICES, 2000, 16 (04): : 16 - 21