High-performance microprocessor design

被引：174

作者：

Gronowski, PE ^{[1
]}

Bowhill, WJ ^{[1
]}

Preston, RP ^{[1
]}

Gowan, MK ^{[1
]}

Allmon, RL ^{[1
]}

机构：

[1] Digital Equipment Corp, Digital Semicond, Hudson, MA 01749 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1998年 / 33卷 / 05期

关键词：

alpha; CMOS digital integrated circuits; computer architecture; flip-flops; integrated circuit design; logic design; microprocessors;

D O I：

10.1109/4.668981

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Three generations of Alpha microprocessors have been designed using a proven custom design methodology. The performance of these microprocessors was optimized by focusing on high-frequency design. The Alpha instruction set architecture facilitates high clock speed, and the chip organization for each generation was carefully chosen to meet critical paths. Digital has developed six generations of CMOS technology optimized for high-frequency design. Complex circuit styles were used extensively to meet aggressive cycle time goals. CAD tools were developed internally to support these designs, This paper discusses some of the technologies that have examined Alpha microprocessors to achieve high performance.

引用

页码：676 / 686

页数：11

共 14 条

[1] A 300-MHz 64-b quad-issue CMOS RISC microprocessor [J].

Benschneider, BJ ;

Black, AJ ;

Bowhill, WJ ;

Britton, SM ;

Dever, DE ;

Donchin, DR ;

Dupcak, RJ ;

Fromm, RM ;

Gowan, MK ;

Gronowski, PE ;

Kantrowitz, M ;

Lamere, ME ;

Mehta, S ;

Meyer, JE ;

Mueller, RO ;

Olesin, A ;

Preston, RP ;

Priore, DA ;

Santhanam, S ;

Smith, MJ ;

Wolrich, GM .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (11) :1203-1214

[2]

Bowhill W. J., 1995, Digital Technical Journal, V7, P100

[3]

BOWHILL WJ, 1995, IEEE INT SOL STAT CI, P182

[4]

DOBBERPUHL D, 1992, IEEE J SOLID STATE C, V27, P106

[5]

Dobberpuhl D. W., 1992, Digital Technical Journal, V4, P35

[6] SUPERSCALAR INSTRUCTION EXECUTION IN THE 21164-ALPHA MICROPROCESSOR [J].

EDMONDSON, JH ;

RUBINFELD, P ;

PRESTON, R ;

RAJAGOPALAN, V .

IEEE MICRO, 1995, 15 (02) :33-43

[7]

GIESEKE B, 1997, ISSCC FEB, P176

[8]

GRONOWSKI P, 1996 S VLSI CIRC P V

[9]

GRONOWSKI PE, 1996, ISSCC, P222

[10]

HELLER LG, 1984, ISSCC, P16

← 1 2 →