The Quartus University Interface Program: Enabling advanced FPGA research

被引：10

作者：

Malhotra, S ^{[1
]}

Borer, TP ^{[1
]}

Singh, DP ^{[1
]}

Brown, SD ^{[1
]}

机构：

[1] Altera Corp, Toronto Technol Ctr, Toronto, ON M5S 1S4, Canada

来源：

2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/FPT.2004.1393272

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

FPGA researchers constantly face the challenge of determining whether their innovations will work in the real world. The Quartus University Interface Program (QUIP) allows the researcher to answer this important question by directly integrating research prototypes within one of the FPGA industrys leading CAD tool suites. This paper describes the QUIP interface as well as research projects that are of significant interest to the FPGA industry.

引用

页码：225 / 230

页数：6

共 26 条

[1]

*ALT CORP, QUART 2 DEV SOFTW HD, V2

[2]

Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213

[3]

Cong J., 2002, FPGA 2002. Tenth ACM International Symposium on Field-Programmable Gate Arrays, P77, DOI 10.1145/503048.503060

[4]

CONG J, 2003, ISPD, P88

[5]

DEHON A, 2002, FCCM, P205

[6]

HUTTON M, 2001, FPGA, P1

[7] A novel net weighting algorithm for timing-driven placement [J].

Kong, T .

IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, :172-176

[8]

LOU J, 1997, ICCAD, P671

[9]

MANOHARARAJAH V, 2004, UNPUB IWLS

[10]

McMurchie L., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P111, DOI 10.1145/201310.201328

← 1 2 3 →