Static task-scheduling algorithms for battery-prowered DVS systems

被引：59

作者：

Chowdhury, P ^{[1
]}

Chakrabarti, C

机构：

[1] Maxim Integrated Prod, Sunnyvale, CA 94086 USA

[2] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2005年 / 13卷 / 02期

关键词：

battery optimizations; DVS processors; low power; scheduling; voltage scaling;

D O I：

10.1109/TVLSI.2004.840771

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Battery lifetime enhancement is a critical design parameter for mobile computing devices. Maximizing the battery lifetime is a particularly difficult problem due to the nonlinearity of the battery behavior and its dependence on the characteristics of the discharge profile. In this paper, we address the problem of task scheduling with voltage scaling in a battery-powered single and multiprocessor system such that the residual charge or the battery voltage (the parameters for evaluating battery performance) is maximized. We propose an efficient heuristic algorithm using a charge-based cost function derived from the analytical battery model. Our algorithm first creates a task sequence that ensures battery survival, and then distributes the available delay slack so that the cost function is maximized. The effectiveness of the algorithm has been verified using DUALFOIL, a low-level Li-ion battery simulator. The algorithm has been validated on synthetic examples created from applications running on Compaq's handheld computing research platform, ITSY.

引用

页码：226 / 237

页数：12

共 29 条

[1] Synthesis of application-specific memories for power optimization in embedded systems [J].

Benini, L ;

Macii, A ;

Macii, E ;

Poncino, M .

37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, :300-303

[2] Battery-driven dynamic power management [J].

Benini, L ;

Castelli, G ;

Macii, A ;

Scarsi, R .

IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (02) :53-60

[3] Improving battery performance by using traffic shaping techniques [J].

Chiasserini, CF ;

Rao, RR .

IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2001, 19 (07) :1385-1394

[4] Battery aware task scheduling for a system-on-a-chip using voltage/clock scaling [J].

Chowdhury, P ;

Chakrabarti, C .

2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, :201-206

[5] Analysis of capacity-rate data for lithium batteries using simplified models of the discharge process [J].

Doyle, M ;

Newman, J .

JOURNAL OF APPLIED ELECTROCHEMISTRY, 1997, 27 (07) :846-856

[6] SIMULATION AND OPTIMIZATION OF THE DUAL LITHIUM ION INSERTION CELL [J].

FULLER, TF ;

DOYLE, M ;

NEWMAN, J .

JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1994, 141 (01) :1-10

[7] Power optimization of variable-voltage core-based systems [J].

Hong, I ;

Kirovski, D ;

Qu, G ;

Potkonjak, M ;

Srivastava, MB .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (12) :1702-1714

[8] Battery-driven system design: A new frontier in low power design [J].

Lahiri, T ;

Raghunathan, A ;

Dey, S ;

Panigrahi, D .

ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, :261-267

[9] SCHEDULING PERIODICALLY OCCURRING TASKS ON MULTIPLE PROCESSORS [J].

LAWLER, EL ;

MARTEL, CU .

INFORMATION PROCESSING LETTERS, 1981, 12 (01) :9-12

[10]

Linden D., 1995, HDB BATTERIES, DOI DOI 10.5860/CHOICE.33-2144

← 1 2 3 →