Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec

被引:1428
作者
Choi, Woo Young [1 ]
Park, Byung-Gook
Lee, Jong Duk
Liu, Tsu-Jae King
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[2] Seoul Natl Univ, Interuniv Semicond Res Ctr, Sch Elect Engn & Comp Sci, Seoul 151742, South Korea
基金
新加坡国家研究基金会;
关键词
subthreshold swing (SS); tunneling field-effect; transistor (TFET);
D O I
10.1109/LED.2007.901273
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have demonstrated a 70-nm n-channel tunneling field-effect transistor (TFET) which has a subthreshold swing (SS) of 52.8 mV/dec at room temperature. It is the first experimental result that shows a sub-60-mV/dec SS in the silicon-based TFETs. Based on simulation results, the gate oxide and silicon-on-insulator layer thicknesses were scaled down to 2 and 70 nm, respectively. However, the ON/OFF current ratio of the TFET was still lower than that of the MOSFET. In order to increase the ON current further, the following approaches can be considered: reduction of effective gate oxide thickness, increase in the steepness of the gradient of the source to channel doping profile, and utilization of a lower bandgap channel material.
引用
收藏
页码:743 / 745
页数:3
相关论文
共 13 条
[1]  
Abelé N, 2005, INT EL DEVICES MEET, P1075
[2]  
[Anonymous], 2006, INT TECHNOLOGY ROADM
[3]   Band-to-band tunneling in carbon nanotube field-effect transistors [J].
Appenzeller, J ;
Lin, YM ;
Knoch, J ;
Avouris, P .
PHYSICAL REVIEW LETTERS, 2004, 93 (19) :196805-1
[4]  
Arora N., 1993, MOSFET MODELS VLSI C
[5]   Performance enhancement of vertical tunnel field-effect transistor with SiGe in the δp+ layer [J].
Bhuwalka, KK ;
Schulze, J ;
Eisele, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (7A) :4073-4078
[6]  
Choi WY, 2005, INT EL DEVICES MEET, P975
[7]   A novel biasing scheme for I-MOS (impact-ionization MOS) devices [J].
Choi, WY ;
Song, JY ;
Lee, JD ;
Park, YJ ;
Park, BG .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (03) :322-325
[8]   100-nm n/p-channel I-MOS using a novel self-aligned structure [J].
Choi, WY ;
Song, JY ;
Lee, JD ;
Park, YJ ;
Park, BG .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (04) :261-263
[9]  
Gopalakrishnan K, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P289, DOI 10.1109/IEDM.2002.1175835
[10]  
Kam H, 2005, INT EL DEVICES MEET, P477