High fT 50-nm-gate InAlAs/InGaAs high electron mobility transistors lattice-matched to InP substrates

被引:26
作者
Yamashita, Y
Endoh, A
Higashiwaki, M
Hikosaka, K
Mimura, T
Hiyamizu, S
Matsui, T
机构
[1] Fujitsu Ltd, Atsugi, Kanagawa 2430197, Japan
[2] Osaka Univ, Grad Sch Engn Sci, Toyonaka, Osaka 5608531, Japan
[3] Minist Post & Telecommun, Commun Res Lab, Koganei, Tokyo 1840015, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS | 2000年 / 39卷 / 8B期
关键词
InAlAs/InGaAs; InP; HEMT; cutoff frequency; low-temperature fabrication process;
D O I
10.1143/JJAP.39.L838
中图分类号
O59 [应用物理学];
学科分类号
摘要
We fabricated 50-nm-gate InAlAs/InGaAs high electron mobility transistors (HEMTs) lattice-matched to InP substrates using a conventional process under low temperatures below 300 degrees C, and measured DC and RF performance. nle measured cutoff frequency f(T) of our 50-nm-gate HEMT is 362 GHz, which is the highest value ever reported for any transistor, and is much higher than the values reported for previous 50-nm-gate lattice-matched HEMTs. The excellent RF performance of our HEMTs might result from the low-temperature fabrication process.
引用
收藏
页码:L838 / L840
页数:3
相关论文
共 9 条
[1]   ELIMINATION OF MESA-SIDEWALL GATE LEAKAGE IN INA1AS/INGAAS HETEROSTRUCTURES BY SELECTIVE SIDEWALL RECESSING [J].
BAHL, SR ;
DELALAMO, JA .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (04) :195-197
[2]   A NEW METHOD FOR DETERMINING THE FET SMALL-SIGNAL EQUIVALENT-CIRCUIT [J].
DAMBRINE, G ;
CAPPY, A ;
HELIODORE, F ;
PLAYEZ, E .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1988, 36 (07) :1151-1159
[3]   DELAY TIME ANALYSIS FOR 0.4-MUM TO 5-MUM-GATE INALAS-INGAAS HEMTS [J].
ENOKI, T ;
ARAI, K ;
ISHII, Y .
IEEE ELECTRON DEVICE LETTERS, 1990, 11 (11) :502-504
[4]   0.05-MU-M-GATE INALAS/INGAAS HIGH-ELECTRON-MOBILITY TRANSISTOR AND REDUCTION OF ITS SHORT-CHANNEL EFFECTS [J].
ENOKI, T ;
TOMIZAWA, M ;
UMEDA, Y ;
ISHII, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1994, 33 (1B) :798-803
[5]  
MIMURA T, 1980, JPN J APPL PHYS, V19, P225
[6]   50-NM SELF-ALIGNED-GATE PSEUDOMORPHIC ALINAS GAINAS HIGH ELECTRON-MOBILITY TRANSISTORS [J].
NGUYEN, LD ;
BROWN, AS ;
THOMPSON, MA ;
JELLOIAN, LM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (09) :2007-2014
[7]   30-nm-gate InP-based lattice-matched high electron mobility transistors with 350 GHz cutoff frequency [J].
Suemitsu, T ;
Ishii, T ;
Yokoyama, H ;
Enoki, T ;
Ishii, Y ;
Tamamura, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1999, 38 (2B) :L154-L156
[8]   Improved recessed-gate structure for sub-0.1-μm-gate InP-based high electron mobility transistors [J].
Suemitsu, T ;
Enoki, T ;
Yokoyama, H ;
Ishii, Y .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1998, 37 (3B) :1365-1372
[9]   Novel high-yield trilayer resist process for 0.1 mu m T-gate fabrication [J].
Wakita, AS ;
Su, CY ;
Rohdin, H ;
Liu, HY ;
Lee, A ;
Seeger, J ;
Robbins, VM .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1995, 13 (06) :2725-2728