The Impact of Liquid Cooling on 3D Multi-Core Processors

被引:21
作者
Jang, Hyung Beom [1 ]
Yoon, Ikroh [2 ]
Kim, Cheol Hong [3 ]
Shin, Seungwon [2 ]
Chung, Sung Woo [1 ]
机构
[1] Korea Univ, Div Comp & Commun Engn, Seoul, South Korea
[2] Hongik Univ, Dept Mech Engn, Seoul, South Korea
[3] Chonnam Natl Univ, Sch Elect & Comp Engn, Gwangu, South Korea
来源
2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN | 2009年
关键词
PERFORMANCE;
D O I
10.1109/ICCD.2009.5413115
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, 3D integration has been regarded as one of the most promising techniques due to its abilities of reducing global wire lengths and lowering power consumption. However, 3D integrated processors inevitably cause higher power density and lower thermal conductivity, since the closer proximity of heat generating dies makes existing thermal hotspots more severe. Without an efficient cooling method inside the package, 3D integrated processors should suffer severe performance degradation by dynamic thermal management as well as reliability problems. In this paper, we analyze the impact of the liquid coolirig on a 3D multi-core processor compared to the conventional air cooling. We also evaluate the leakage power consumption and the lifetime reliability depending on the temperature of each functional unit in the 3D multi-core processor. The simulation results show that the liquid cooling reduces the temperature of the L1 instruction cache (the hottest block in this evaluation) by as much as 45 degrees, resulting in 12.8% leakage reduction, on average, compared to the conventional air cooling. Moreover, the reduced temperature of the L1 instruction cache also improves the reliability of electromigration, stress migration, time-dependent dielectric breakdown, thermal cycling, and negative bias temperature instability significantly.
引用
收藏
页码:472 / +
页数:2
相关论文
共 35 条
[1]  
[Anonymous], 2007, US GUID IC 4 4 6
[2]  
Black B, 2006, INT SYMP MICROARCH, P469
[3]  
Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI 10.1109/ISCA.2000.854380
[4]   Forced convective interlayer cooling in vertically integrated packages [J].
Brunschwiler, Thomas ;
Michel, B. ;
Rothuizen, Hugo ;
Kloter, U. ;
Wunderle, B. ;
Oppermann, H. ;
Reichl, H. .
2008 11TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOLS 1-3, 2008, :1114-+
[5]  
Chen XY, 2002, EL PACKAG TECH CONF, P380, DOI 10.1109/EPTC.2002.1185702
[6]   A thermal-driven floorplanning algorithm for 3D ICs [J].
Cong, J ;
Wei, J ;
Zhang, Y .
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, :306-313
[7]   Thermal-driven multilevel routing for 3-D ICs [J].
Cong, Jason ;
Zhang, Yan .
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, :121-126
[8]  
Das S., 2004, GLSVLSI '04: Proceedings of the 14th ACM Great Lakes symposium on VLSI, P338
[9]  
Das S., 2004, P INT S PHYS DES ISP, P108
[10]   Efficient thermal placement of standard cells in 3D ICs using a force directed approach [J].
Goplen, B ;
Sapatnekar, S .
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, :86-89