Integration of unit processes in a shallow trench isolation module for a 0.25 μm complementary metal-oxide semiconductor technology

被引:25
作者
Chatterjee, A [1 ]
Ali, I [1 ]
Joyner, K [1 ]
Mercer, D [1 ]
Kuehne, J [1 ]
Mason, M [1 ]
Esquivel, A [1 ]
Rogers, D [1 ]
O'Brien, S [1 ]
Mei, P [1 ]
Murtaza, S [1 ]
Kwok, SP [1 ]
Taylor, K [1 ]
Nag, S [1 ]
Hames, G [1 ]
Hanratty, M [1 ]
Marchman, H [1 ]
Ashburn, S [1 ]
Chen, IC [1 ]
机构
[1] Texas Instruments Inc, Semicond Proc & Device Ctr, Dallas, TX 75265 USA
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 1997年 / 15卷 / 06期
关键词
D O I
10.1116/1.589581
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article presents a study of the issues in integrating the pattern, fill, planarization, and surface cleanup processes to design a shallow trench isolation (STI) flow suitable for 0.25 mu m complementary metal-oxide semiconductor technologies. Technological choices and their effects on the characteristics of the STI technology are discussed. Experimental data are presented to illustrate how process choices at various stages of the STI flow are made to optimize the STI structure. (C) 1997 American Vacuum Society.
引用
收藏
页码:1936 / 1942
页数:7
相关论文
共 16 条
[1]  
ALI I, 1996, CMP MIC C, P249
[2]  
BOHR M, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P273, DOI 10.1109/IEDM.1994.383414
[3]  
BOYD JM, 1995, ELECTROCHEM SOC P, V95, P290
[4]  
BRYANT A, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P671, DOI 10.1109/IEDM.1994.383292
[5]  
Chatterjee A, 1996, P SOC PHOTO-OPT INS, V2875, P39, DOI 10.1117/12.250874
[6]  
CHATTERJEE A, 1996, S VLSI TECHN, P156
[7]  
Davarik B., 1989, International Electron Devices Meeting 1989. Technical Digest (Cat. No.89CH2637-7), P61, DOI 10.1109/IEDM.1989.74228
[8]  
ISHIMARU K, 1994, S VLSI TECH, P97
[9]   Physical and electrical characterization and optimization of mesa isolation for 0.35/0.25 mu m SOI [J].
Joyner, K ;
Schiebel, R ;
Jacobs, J ;
Mercer, D ;
Houston, T .
1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, :104-105
[10]  
KOBURGER C, 1994, S VLSI TECHNOL, P85