Monte carlo simulation of implant free InGaAs MOSFET

被引:2
作者
Kalna, K. [1 ]
Asenovi, A.
Passlack, M.
机构
[1] Univ Glasgow, Dept Elect & Elect Engn, Device Modelling Grp, Glasgow G12 8LT, Lanark, Scotland
[2] Freescale Semicond Inc, Tempe, AZ 85284 USA
来源
SEVENTH INTERNATIONAL CONFERENCE ON NEW PHENOMENA IN MESOSCOPIC STRUCTURES AND FIFTH INTERNATIONAL CONFERENCE ON SURFACES AND INTERFACES OF MESOSCOPIC DEVICES, 2005 | 2006年 / 38卷
关键词
D O I
10.1088/1742-6596/38/1/048
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The performance potential of n-type implant free In0.25Ga0.75As MOSFETs with high-kappa dielectric is investigated using ensemble Monte Carlo device simulations. The implant free MOSFET concept takes advantage of the high mobility in III-V materials to allow operation at very high speed and low power. A 100 nm gate length implant free In0.25Ga0.75As MOSFET with a layer structure derived from heterojunction transistors may deliver a drive current of 1800 A/m and transconductance up to 1342 mS/mm. This implant free transistor is then scaled in the both lateral and vertical dimensions to gate lengths of 70 and 50 run. The scaled devices exhibit continuous improvement in the drive current up to 2600 A/m and 3259 A/m and transconductance of 2076 mS/mm and 3192 mS/mm, respectively. This demonstrates the excellent scaling potential of the implant free MOSFET concept.
引用
收藏
页码:200 / 203
页数:4
相关论文
共 9 条
[1]   Thirty Years of Monte Carlo Simulations of Electronic Transport in Semiconductors: Their Relevance to Science and Mainstream VLSI Technology [J].
Fischetti, M. V. ;
Laux, S. E. ;
Solomon, P. M. ;
Kumar, A. .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2004, 3 (3-4) :287-293
[2]   Monte Carlo simulations of III-V MOSFETs [J].
Kalna, K ;
Boriçi, M ;
Yang, L ;
Asenov, A .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (04) :S202-S205
[3]   Scaling of pseudomorphic high electron mobility transistors to decanano dimensions [J].
Kalna, K ;
Roy, S ;
Asenov, A ;
Elgaid, K ;
Thayne, I .
SOLID-STATE ELECTRONICS, 2002, 46 (05) :631-638
[4]  
KALNA K, 2005, P EL SOL STAT DEV EU, P168
[5]  
KALNA K, UNPUB IEEE T ELECT D
[6]   Development methodology for high-κ gate dielectrics on III-V semiconductors:: GdxGa0.4-xO0.6/Ga2O3 dielectric stacks on GaAs [J].
Passlack, M .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2005, 23 (04) :1773-1781
[7]  
PASSLACK M, 2005, Patent No. 6963090
[8]  
PASSLACK M, IEEE ELECT DEVICE LE, V26, P713
[9]   Beyond the conventional transistor [J].
Wong, HSP .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (2-3) :133-168