Analog-to-digital conversion for SONET OC-192

被引：1

作者：

Ismail, AH ^{[1
]}

Elmasry, MI ^{[1
]}

机构：

[1] Univ Waterloo, VLSI Res Grp, Waterloo, ON N2L 3G1, Canada

来源：

IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/SOCC.2004.1362344

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this work, the implementation of a High speed analog-to-digital converter (ADC) for SONET OC-192 is discussed. Following a system level analysis, it is shown that in CMOS technology the sample and hold circuit represents one of the main bottleneck for implementing an ADC for this application. To satisfy SONET requirements a CMOS sample and hold circuit is proposed that can be used to implement a 6 bit 10 GS/s interleaved ADC.

引用

页码：41 / 44

页数：4

共 14 条

[1]

Abo A., 1999, IEEE JSSC, V34

[2]

AZADET K, 2002, IEEE JSSC, V37

[3]

BLACK WC, 1980, IEEE JSSC, V15

[4]

BULOW H, 2000, ELECT LETT, V36

[5]

CHOI M, 2001, IEEE JSSC, V36

[6]

DESSOUKY M, 2001, IEEE JSSC MAR

[7]

ELLERSIK W, 2001, THESIS STAAFORD U

[8] A 0.4-μm CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter [J].

Farjad-Rad, R ;

Yang, CKK ;

Horowitz, MA ;

Lee, TH .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :580-585

[9]

JIANG XC, 2003, ISSCC

[10]

LIM BP, 1991, IEEE JSSC, V26

← 1 2 →