30-100-GHz inductors and transformers for millimeter-wave (Bi)CMOS integrated circuits

被引:147
作者
Dickson, TO [1 ]
LaCroix, MA
Boret, S
Gloria, D
Beerkens, R
Voinigescu, SP
机构
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada
[2] STMicroelect, Ottawa, ON K2H 8RG, Canada
[3] STMicroelect, F-38926 Crolles, France
关键词
inductors; millimeter wave; mixer; self-resonance frequency (SRF); stacked inductors; transformers; voltage-controlled oscillator (VCO);
D O I
10.1109/TMTT.2004.839329
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Silicon planar and three-dimensional inductors and transformers were designed and characterized on-wafer up to 100 GHz. Self-resonance frequencies (SRFs) beyond 100 GHz were obtained, demonstrating for the first time that spiral structures are suitable for applications such as 60-GHz wireless local area network and 77-GHz automotive RADAR. Minimizing area over substrate is critical to achieving high SRF. A stacked transformer is reported with S-21 of -2.5 dB at 50 GHz, and which offers improved performance and less area (30 mum x 30 mum) than planar transformers or microstrip couplers. A compact inductor model is described, along with a methodology for extracting model parameters from simulated or measured y-parameters. Millimeter-wave SiGe BiCMOS mixer and voltage-controlled-oscillator circuits employing spiral inductors are presented with better or comparable performance to previously reported transmission-line-based circuits.
引用
收藏
页码:123 / 133
页数:11
相关论文
共 20 条
[1]  
[Anonymous], ASITIC
[2]   Frequency-independent equivalent-circuit model for on-chip spiral inductors [J].
Cao, Y ;
Groves, RA ;
Huang, XJ ;
Zamdmer, ND ;
Plouchart, JO ;
Wachnik, RA ;
King, TJ ;
Hu, CM .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (03) :419-426
[3]   A Q-factor enhancement technique for MMIC inductors [J].
Danesh, M ;
Long, JR ;
Hadaway, RA ;
Harame, DL .
1998 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, 1998, :217-220
[4]  
DICKSON T, 2004, IEEE INT MICR S JUN, P205
[5]   A 2.54, 40-Gb/s decision circuit using SiGeBiCMOS logic [J].
Dickson, TO ;
Beerkens, R ;
Voinigescu, SP .
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, :206-209
[6]   A filtering technique to lower LC oscillator phase noise [J].
Hegazi, E ;
Sjöland, H ;
Abidi, AA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (12) :1921-1930
[7]  
Kobayashi KW, 2003, TG IEEE GAL ARS, P251
[8]  
Laurens M, 2003, BCTM PROC, P199
[9]  
Lee C, 2004, 2004 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST 2004, P179
[10]  
Lee T.H., 1998, DESIGN CMOS RADIO FR