A Survey on Cascaded Multilevel Inverters

被引：1578

作者：

Malinowski, Mariusz ^{[1
]}

Gopakumar, K. ^{[2
]}

Rodriguez, Jose ^{[3
]}

Perez, Marcelo A. ^{[3
]}

机构：

[1] Warsaw Univ Technol, Inst Control & Ind Elect, PL-00662 Warsaw, Poland

[2] Indian Inst Sci, Ctr Elect Design & Technol, Bangalore 560012, Karnataka, India

[3] Univ Tecn Federico Santa Maria, Dept Elect Engn, Valparaiso, Chile

来源：

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS | 2010年 / 57卷 / 07期

关键词：

Cascaded inverters; modulation and control; multilevel converters; ACTIVE HARMONIC ELIMINATION; 27-LEVEL INVERTERS; MACHINE DRIVE; VOLTAGE; CONVERTERS; PWM; STRATEGY; CAPABILITY; ALGORITHM; OPERATION;

D O I：

10.1109/TIE.2009.2030767

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Cascaded multilevel inverters synthesize a medium-voltage output based on a series connection of power cells which use standard low-voltage component configurations. This characteristic allows one to achieve high-quality output voltages and input currents and also outstanding availability due to their intrinsic component redundancy. Due to these features, the cascaded multilevel inverter has been recognized as an important alternative in the medium-voltage inverter market. This paper presents a survey of different topologies, control strategies and modulation techniques used by these inverters. Regenerative and advanced topologies are also discussed. Applications where the mentioned features play a key role are shown. Finally, future developments are addressed.

引用

收藏

页码：2197 / 2206

页数：10

相关论文

共 69 条

[1] A five-level symmetrically defined selective harmonic elimination PWM strategy: Analysis and experimental validation [J].

Agelidis, Vassilios G. ;

Balouktsis, Anastasios I. ;

Dahidah, Mohamed S. A. .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (01) :19-26

[2] Elimination of harmonics in a multi-level inverter with unequal DC sources using the Homotopy algorithm [J].

Aghdam, M. G. Hosseini ;

Fathi, S. H. ;

Gharehpetian, G. B. .

2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, :578-583

[3] Control Strategies Based on Symmetrical Components for Grid-Connected Converters Under Voltage Dips [J].

Alepuz, Salvador ;

Busquets-Monge, Sergio ;

Bordonau, Josep ;

Martinez-Velasco, Juan A. ;

Silva, Cesar A. ;

Pontt, Jorge ;

Rodriguez, Jose .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (06) :2162-2173

[4] Level-shifted PWM for cascaded multilevel inverters with even power distribution [J].

Angulo, Mauricio ;

Lezana, Pablo ;

Kouro, Sarnir ;

Rodriguez, Jose ;

Wu, Bin .

2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, 2007, :2373-2378

[5]

[Anonymous], 2006, PROC IEEE INT C IND

[6] Performance evaluation of a multicell topology implemented with single-phase nonregenerative cells under unbalanced supply voltages [J].

Baier, Carlos R. ;

Guzman, Johan I. ;

Espinoza, Jose R. ;

Perez, Marcelo A. ;

Rodriguez, Jose R. .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (06) :2969-2978

[7] Individual voltage balancing strategy for PWM cascaded H-bridge converter-based STATCOM [J].

Barrena, Jon Andoni ;

Marroyo, Luis ;

Vidal, Miguel Angel Rodriguez ;

Apraiz, Jose Ramon Torrealday .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (01) :21-29

[8]

CARPANETO M, 2007, P IEEE ISIE JUN, P1033

[9] A novel switching sequence design for five-level NPC/H-bridge inverters with improved output voltage spectrum and minimized device switching frequency [J].

Cheng, Zhongyuan ;

Wu, Bin .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2007, 22 (06) :2138-2145

[10] A Combination of Hexagonal and 12-Sided Polygonal Voltage Space Vector PWM Control for IM Drives Using Cascaded Two-Level Inverters [J].

Das, Anandarup ;

Sivakumar, K. ;

Ramchand, Rijil ;

Patel, Chintan ;

Gopakumar, K. .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (05) :1657-1664

← 1 2 3 4 5 6 7 →