Scalable electronic packet switches

被引:19
作者
Chiussi, FM [1 ]
Francini, A [1 ]
机构
[1] Bell Labs, Data Networking & Wireless Syst Dept, Lucent Technol, Holmdel, NJ 07733 USA
关键词
packet switches; quality of service (QoS); routers; scalability;
D O I
10.1109/JSAC.2003.810497
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to the changed economic environment, the rush to implementing packet switches with switching capacities above 1 Tb/s, which had proceeded at a frantic pace for some years, has slowed down considerably. Most service providers do not foresee the deployment of switches and routers with gigantic capacities in the near future. The immediate interest does now rarely go beyond the subterabit range, with a sweet spot between 120-640 Gb/s, where the emphasis is on feature-rich systems that enable the convergence of legacy services with new emerging data services. Although the current focus is on smaller switches, it is still relevant to understand their evolution path to multiterabit capacities. The scalability issues are also critical to reduce complexity and simplify implementation, in order to push the limits of what can be achieved in the switches within current economic and market constraints. In this paper, we analyze the current state of the art of practical large packet switches and routers, and discuss the issues affecting their scalability. Our approach is pragmatic, with most of our attention devoted to three major scalability aspects: implementation, support of quality of service, and multicasting. After a general discussion of these issues, we show their impact on the most popular switch architectures.
引用
收藏
页码:486 / 500
页数:15
相关论文
共 42 条
[1]  
*ATM FOR TECHN COM, 1996, ATM FOR TRAFF MAN SP
[2]  
Bennett JCR, 1996, IEEE INFOCOM SER, P120, DOI 10.1109/INFCOM.1996.497885
[3]  
BLAKE S, 1998, 2475 RFC IETF
[4]   Traffic management for an ATM switch with Per-VC queuing: Concept and implementation [J].
Briem, U ;
Wallmeier, E ;
Beck, C ;
Matthiesen, F .
IEEE COMMUNICATIONS MAGAZINE, 1998, 36 (01) :88-93
[5]  
CHANG CS, 2003, P IEEE INFOCOM 2003
[6]  
CHANG CS, 2000, P IEEE INFOCOM 2000, P1614
[7]  
CHANG CS, P IEEE HPRS C DALL T
[8]  
Chao HJ, 2000, GLOB TELECOMM CONF, P487, DOI 10.1109/GLOCOM.2000.892052
[9]  
CHARNY A, 1998, P IEEE IWQOS 98 NAP
[10]   A distributed scheduling architecture for scalable packet switches [J].
Chiussi, FM ;
Francini, A .
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2000, 18 (12) :2665-2683