Fast-processing modulation strategy for the neutral-point-clamped converter with total elimination of low-frequency voltage oscillations in the neutral point

被引:224
作者
Pou, Josep [1 ]
Zaragoza, Jordi
Rodriguez, Pedro
Ceballos, Salvador
Sala, Vicenc M.
Burgos, Rolando P.
Boroyevich, Dushan
机构
[1] Tech Uiv Catalonia, Dept Elect Engn, Res Grp, Terrassa 08222, Spain
[2] Robotiker Tecnalia Res Ctr, Energy Unit, Zamudio 48170, Spain
[3] Virginia Polytech Inst & State Univ, Dept Elect & Comp Engn, Ctr Power Elect Syst, Blacksburg, VA 24061 USA
基金
美国国家科学基金会;
关键词
modulation strategy; neutral-point-clamped (NPC) converter; pulsewidth-modulated inverters; three-level converter; voltage balance;
D O I
10.1109/TIE.2007.894788
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a novel modulation strategy for a neutral-point-clamped converter. This strategy overcomes one of the main problems of this converter, which is the low-frequency voltage oscillation that appears in the neutral point under some operating conditions. The proposed modulation strategy can completely remove this oscillation for all the operating points and for any kind of loads, even unbalanced and nonlinear loads. The algorithm is based on a carrier-based pulsewidth modulation. Nevertheless, it can generate the maximum output-voltage amplitudes that are attainable under linear modulation, such as space-vector modulation. Furthermore, this technique can be implemented with a very simple algorithm and, hence, can be processed very quickly. The only drawback of this strategy is that the switching frequencies of the devices are one third higher than those of standard sinusoidal pulsewidth modulation. A control loop for balancing the voltages on the dc-link capacitors is also proposed. This balancing strategy is designed, so that it does not further increase the switching frequencies of the devices when it is applied to the converter. The proposed modulation technique is verified by simulation and experiment.
引用
收藏
页码:2288 / 2294
页数:7
相关论文
共 13 条
  • [1] [Anonymous], IEEE LETT POWER ELEC
  • [2] Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation
    Bendre, Ashish
    Venkataramanan, Giri
    Rosene, Don
    Srinivasan, Vijay
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (03) : 718 - 726
  • [3] A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters
    Celanovic, N
    Boroyevich, D
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (02) : 242 - 249
  • [4] LIM SK, 1999, PESC 99 30 ANN, V2, P1083
  • [5] LIU HL, 1991, P IEEE IECON, V1, P197
  • [6] A NEW NEUTRAL-POINT-CLAMPED PWM INVERTER
    NABAE, A
    TAKAHASHI, I
    AKAGI, H
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1981, 17 (05) : 518 - 523
  • [7] Newton C, 1997, IEEE IND APPLIC SOC, P1336, DOI 10.1109/IAS.1997.629031
  • [8] Modeling strategy for back-to-back three-level converters applied to high-power wind turbines
    Portillo, Ramon
    Prats, MaAngeles Martin
    Leon, Jose I.
    Sanchez, Juan Antonio
    Carrasco, Juan M.
    Galvan, Eduardo
    Franquelo, Leopoldo G.
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (05) : 1483 - 1491
  • [9] Enhancement of carrier-based modulation strategies for multilevel converters
    Pou, J
    Rodríguez, P
    Zaragoza, J
    Sala, V
    Jaén, C
    Boroyevich, D
    [J]. 2005 IEEE 36th Power Electronic Specialists Conference (PESC), Vols 1-3, 2005, : 2534 - 2539
  • [10] Effects of imbalances and nonlinear loads on the voltage balance of a neutral-point-clamped inverter
    Pou, J
    Boroyevich, D
    Pindado, R
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (01) : 123 - 131