PARALLEL ALGORITHMS FOR CHIP PLACEMENT BY SIMULATED ANNEALING

被引:29
作者
DAREMA, F
KIRKPATRICK, S
NORTON, VA
机构
关键词
D O I
10.1147/rd.313.0391
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
9
引用
收藏
页码:391 / 402
页数:12
相关论文
共 10 条
  • [1] Casotto A., 1986, P IEEE INT C COMP AI, P30
  • [2] DAREMAROGERS F, RC11225 IBM TJ WATS
  • [3] OPTIMIZATION BY SIMULATED ANNEALING
    KIRKPATRICK, S
    GELATT, CD
    VECCHI, MP
    [J]. SCIENCE, 1983, 220 (4598) : 671 - 680
  • [4] Kravitz S. A., 1986, 23rd ACM/IEEE Design Automation Conference. Proceedings 1986 (Cat. No.86CH2288-9), P567, DOI 10.1145/318013.318104
  • [5] OTTEN RHJ, 1984, RC10861 IBM TJ WATS
  • [6] Pfister G. F., 1985, Proceedings of the 1985 International Conference on Parallel Processing (Cat. No.85CH2140-2), P764
  • [7] STONE JM, 1985, RC11407 IBM TJ WATS
  • [8] VANLAARHOVEN PJM, 1987, IN PRESS MATH ITS AP
  • [9] White S. R., 1984, Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers ICCD '84 (Cat. No. 84CH2080-0), P646
  • [10] IBM GC196200 PROGR P