LOGIC VERIFICATION ALGORITHMS AND THEIR PARALLEL IMPLEMENTATION

被引:4
作者
TONY, HK
DEVADAS, S
WEI, RS
VINCENTELLI, AS
机构
[1] MIT,DEPT ELECT ENGN & COMP SCI,CAMBRIDGE,MA 02139
[2] CADENCE INC,SANTA CLARA,CA 95054
关键词
D O I
10.1109/43.21836
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:181 / 189
页数:9
相关论文
共 12 条
[1]  
BOSTICK D, 1987, NOV P ICCAD 87, P62
[2]  
BRAYTON R, 1984, LOGIC MINIMIZATION A
[3]  
BRGLEZ F, 1985, 1985 P IEEE INT S CI
[4]  
Bryant R. E., 1985, 1985 Chapel Hill Conference on Very Large Scale Integration, P419
[5]  
Donath W. E., 1976, IBM Technical Disclosure Bulletin, V18, P2700
[6]  
GOEL P, 1981, IEEE T COMPUT, V30, P215, DOI 10.1109/TC.1981.1675757
[7]  
Odawara G., 1986, 23rd ACM/IEEE Design Automation Conference. Proceedings 1986 (Cat. No.86CH2288-9), P208, DOI 10.1145/318013.318046
[8]  
Roth J. P., 1973, IBM Technical Disclosure Bulletin, V15, P2646
[9]  
ROTH JP, 1977, IEEE T COMPUT, V26, P1292, DOI 10.1109/TC.1977.1674795
[10]  
ROTH JP, 1980, COMPUTER HARDWARE TE