MULTILEVEL LOGIC SYNTHESIS

被引：161

作者：

BRAYTON, RK ^{[1
]}

HACHTEL, GD ^{[1
]}

SANGIOVANNIVINCENTELLI, AL ^{[1
]}

机构：

[1] UNIV COLORADO, DEPT ELECT & COMP ENGN, BOULDER, CO 80309 USA

来源：

PROCEEDINGS OF THE IEEE | 1990年 / 78卷 / 02期

关键词：

D O I：

10.1109/5.52213

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A survey of logic synthesis techniques for multilevel combinational logic is presented. The goal is to provide more in-depth background and perspective for people interested in pursuing or assessing some of the topics in this emerging field. Introductions, capsule summaries, and, in some cases, detailed analysis, of the synthesis methods which have become established as practically significant are provided. Also included are some methods which have theoretical interest and potential for future impact. © 1990 IEEE

引用

页码：264 / 300

页数：37

共 97 条

[1] ABDUL A, 1988, NOV P INT C CAD ICCA
[2] EFFICIENT STRING MATCHING - AID TO BIBLIOGRAPHIC SEARCH
AHO, AV
CORASICK, MJ
[J]. COMMUNICATIONS OF THE ACM, 1975, 18 (06) : 333 - 340
[3] OPTIMAL CODE GENERATION FOR EXPRESSION TREES
AHO, AV
JOHNSON, SC
[J]. JOURNAL OF THE ACM, 1976, 23 (03) : 488 - 501
[4] ASHENHURST RL, 1959, APR P INT S THEOR SW
[5] BARTLETT K, 1986, IEEE T CAD IC, V5
[6] BARTLETT K, 1987, P IEE INT C COMP AID
[7] MULTILEVEL LOGIC MINIMIZATION USING IMPLICIT DONT CARES
BARTLETT, KA
BRAYTON, RK
HACHTEL, GD
JACOBY, RM
MORRISON, CR
RUDELL, RL
SANGIOVANNIVINCENTELLI, A
WANG, AR
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (06) : 723 - 740
[8] BERMAN CL, 1989, ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE DECENNIAL CALTECH CONFERENCE ON VLSI, P69
[9] Berman L., 1988, Advanced Research in VLSI. Proceedings of the Fifth MIT Conference, P203
[10] BRAND D, 1983, IEEE T COMPUT, V32, P947, DOI 10.1109/TC.1983.1676139

← 1 2 3 4 5 6 7 8 9 10 →