A NOTE ON FREE ACCUMULATION IN VLSI FILTER ARCHITECTURES

被引：13

作者：

CAPPELLO, PR ^{[1
]}

STEIGLITZ, K ^{[1
]}

机构：

[1] PRINCETON UNIV,DEPT ELECT ENGN & COMP SCI,PRINCETON,NJ 08544

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS | 1985年 / 32卷 / 03期

关键词：

D O I：

10.1109/TCS.1985.1085687

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：291 / 296

页数：6

共 13 条

[1] OPTIMAL CHOICE OF INTERMEDIATE LATCHING TO MAXIMIZE THROUGHPUT IN VLSI CIRCUITS
CAPPELLO, PR
LAPAUGH, A
STEIGLITZ, K
[J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1984, 32 (01): : 28 - 33
[2] CAPPELLO PR, 1981, VLSI SYSTEMS COMPUTA
[3] DENYER PB, 1981, 1ST P INT C VLSI ED, P151
[4] FOSTER MJ, 1980, JAN P ADV RES INT CI
[5] Hopcroft J.E., 1979, INTRO AUTOMATA THEOR
[6] KUNG HT, 1982, COMPUTER, V15, P37, DOI 10.1109/MC.1982.1653825
[7] VLSI LAYOUT AS PROGRAMMING
LIPTON, RJ
VALDES, J
VIJAYAN, G
NORTH, SC
SEDGEWICK, R
[J]. ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1983, 5 (03): : 405 - 421
[8] MCCANNY JV, 1981, 15TH P AS C CIRC SYS
[9] Oppenheim A., 1975, DIGIT SIGNAL PROCESS
[10] RABINER LR, 1975, THEORY APPLICATION D