APPLICATION OF QUATERNARY LOGIC TO THE DESIGN OF A PROPOSED DISCRETE COSINE TRANSFORM CHIP

被引：3

作者：

CURRENT, KW

机构：

来源：

关键词：

D O I：

10.1080/00207218908921121

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：687 / 701

页数：15

共 24 条

[1] DISCRETE COSINE TRANSFORM [J].

AHMED, N ;

NATARAJAN, T ;

RAO, KR .

[2]

CHEN WH, 1977, IEEE T COMMUN, V25, P1004, DOI 10.1109/TCOM.1977.1093941

[3]

Current K. W., 1985, Proceedings of the Fifteenth International Symposium on Multiple-Valued Logic (Cat. No. 85CH2147-7), P318

[4]

CURRENT KW, 1989, UNPUB P I ELECTRICAL

[5]

CURRENT KW, 1980, P INT S MULTIPLE VAL, P24

[6]

CURRENT KW, 1987, P IEEE INT S MULTIPL, P16

[7]

DAO R, 1979, IEEE T COMPUT, V26, P1233

[8]

DAO TT, 1977, IEEE J SOLID-ST CIRC, V12, P463, DOI 10.1109/JSSC.1977.1050939

[9]

Demassieux N., 1987, Proceedings: ICASSP 87. 1987 International Conference on Acoustics, Speech, and Signal Processing (Cat. No.87CH2396-0), P547

[10]

FARRELLE PM, 1985, P IEEE INT C ACOUSTI, P293